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Abstract
Techniques such as out-of-order issue and speculative execution aggressively
exploit instruction level parallelism in modem superscalar processor
architectures. The front end of such pipelined machines is concerned with
providing a stream of schedulable instructions at a bandwidth that meets or
exceeds the rate of instructions being issued and executed. As superscalar
machines become increasingly wide, it is inevitable that the large set of
instructions to be fetched every cycle will span multiple noncontiguous basic
blocks. The mechanism to fetch, align, and pass this set of instructions down
the pipeline must do so as efficiendy as possible, occupying a minimal
number of pipeline cycles. The concept of trace cache has emerged as the
most promising technique to meet this high-bandwidth, low-latency fetch
requirement. This thesis presents the design, simulation and analysis of a
microarchitecture simulator extension that incorporates trace cache. A new
fill unit scheme, the Sliding Window Fill Mechanism is proposed. This
method exploits trace continuity and identifies probable start regions to
improve trace cache hit rate. A 7% hit rate increase was observed over the
Rotenberg fill mechanism. Combined with branch promotion, trace cache hit
rates experienced a 19% average increase along with a 17% average rise in
fetch bandwidth.
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Glossary
Block Cache: Structure that stores basic blocks, which are referenced by the
trace table in a cost reduced trace cache scheme.
Branch Address Cache: An alternate fetch mechanism aimed at improving
fetch bandwidth.
Branch Address Prediction: A generic term for any technique that provides a
target address for an instruction before it is decoded/evaluated.
Branch Bias Table (BBT): A structure used in branch promotion that records
the number of successive taken/not-taken directions for a particular branch.
Branch Direction Prediction: A generic term for any technique that provides
the branch direction for an instruction before it is decoded/evaluated.
Branch Flags: Bits indicating the direction of each conditional branch within a
trace.
Branch Mask A field indicating the number of conditional branch within a
trace.
Branch Promotion: A scheme that identifies strong taken/not-taken branches
and removes them from the consideration of the dynamic branch predictor.
Branch Target Buffer (BTB): A table that returns a branch target when
indexed with the address of a control transfer instruction. Serves as a Branch
Address Prediction method.
Collapsing Buffer An alternate fetch mechanism aimed at improving fetch
bandwidth.
Combined Predictor: A technique that allows various types of predictors to be
utilized in tandem, recording the method that proves more accurate for individual
branches.
Vlll
Control transfer instruction: Anyoperation that alters the sequential execution
of a program (jumps, conditional branches, subroutine calls and returns).
Cost-reduced BBT: Similar to the Merged BTB/BBT with the exception that
onlytaken targets & bias values are recorded.
Cost-regulated Trace Packing: A fill unit scheme that only permits full trace
packing under certain conditions in a trade off between resource consumption
and trace continuity.
Decoded Instruction Queue (DIQ): Internal structure to the decode/issue
stage that buffers decoded instructions prior to being issued to the dynamic
scheduling mechanism.
Degree of Speculativeness: How far down the pipeline a speculatively
executed instruction is allowed to proceed.
DOLC: "Depth, Older, Last, Current". A strategy to generate an index value
from a set of history register entries.
Dynamic Execution Order The order in which instructions are processed as a
program executes.
Effective Issue Bandwidth: Howmany instructions on average are issued per
cycle.
Extended Pipeline Model: Abstraction of a processor from the perspective of
three independent pipelines: Pre-processing, Fetch/Decode and Execute.
Fall-through Address: The address corresponding to a not-taken result for a
trace-terminating branch.
Fill SelectTable (FST): Identifies probable entrypoints bymamfcuriing a count
for everyPC accessed by the core fetch unit.
Full BBT: The implementation of a BBT as an independent structure in
hardware.
Functional Processor Model: An abstraction that models a processor as a
number of sequentially linked subsystems.
IX
Global (GAg) Predictor A branch predictor that utilizes a global history
register indexing into a pattern history table.
Gselect Predictor Functionallysynonymous to the GAg Prediction scheme.
Gshare Predictor A predictor that merges (XOR) the global history register
with the current PC to form an index into a pattern history table.
Inactive Issue: A trace cache technique that effectively implements predication
of traces.
Instruction Dispatch: In the context of shelving, when an instruction is
clisseminated to a functional unit for execution from a shelving buffer.
Instruction Fetch Queue (IFQ): Structure that separates the fetch stage with
the decode/issue stage where fetched instructions are buffered.
Instruction Issue: In the context of shelving, the point at which an instruction
is decoded and sent to a shelving buffer.
Instruction Predecoding: A method that associates additional bits that
provides extra information (such as instruction class) to each I-Cache entry. This
allows for earlydecisions to be made within the pipeline.
Intrablock Branches: In the context of the collapsing buffer, branches that are
predicted taken with a target address within the same cache line.
Issue Policy: The collective techniques that govern the manner in which
instructions are issued.
Issue Rate: Howmany instructions are capable of being issued per cycle.
Level of Speculativeness: The maximum number of speculative branches that
mayexist in the machine (in-flight) at anytime.
Local (PAg) Predictor. A branch predictor that utilizes a 2-level table structure
(per-address and pattern history table).
m-constrained: Implies that the maximum number of basic blocks (m) has been
reached for a particular trace.
Merged BTB/BBT: The combined BTB and BBT structure. Both taken and
not-taken branch targets & bias values are recorded.
MGAg Predictor Amultiple branch prediction extension of the GAg Predictor.
Forms mpredictions by iteratively accessing the pattern history table.
^-constrained: Implies that the maximum number of instructions (n) has been
reached for a particular trace.
Partial Matelung: A trace cache technique that allows a hit to occur if only a
few branch flags match the prediction.
Path-Based Next Trace Prediction: A prediction scheme coupled with the
trace cache that replaces traditionalmultiple branch prediction.
Pattern History Table (PHT): An element of branch predictors that stores
entries consisting of previous branches outcomes as sattirating counters.
Per-Address Table (PAT): An element of a per-address (i.e. PAg) prediction
scheme that is indexed by the PCvalue to produce an index into the PHT.
Probable Entry Point A fetch address that starts a trace that is likely to be
encountered again as a PCvalue over the course of execution.
Read-After-Write (RAW) Hazard: Condition occurring when one instruction
reads from a location that was the write target of a previous instruction before the
value is available.
Reassociation An instruction pre-processing technique that optimizes
instructions with immediate operands that follow each other sequentially or are
separated bya branch.
Register Renaming: A technique that eliminates false data dependencies within
a dynamic schedulingmechanism
Register Update Unit (RUU): A mechanism that combines the techniques of
dynamic scheduling (shelving, renaming and reordering) into a single hardware
structure.
Rename Buffers: An allocated entry for an instruction that has been renamed.
Dependent instmctions will internally refer to this entry rather than the
architectural registers.
XI
Reorder Buffer. A common mechanism that provides in-order commit for
machines that utilize out-of-order issue/execute.
Return Address Stack (RAS): Amechanism that pushes subroutine CALLs to
a stack, a pops RETURNS off. Serves as a Branch Address Predictionmethod.
Selective Trace Storage: A technique that eliminates redundancy between the
I-Cache and the trace cache.
Shelving Buffers: A generic structure that holds instructions as part of a
shelving scheme as theyawait dependency resolution.
Shelving: A generic term for the mechanism that decouples instruction issue
from dependency resolution.
Sliding Window Fill Mechanism (SWFM): A fill unit scheme that exploits
trace continuityand probable entrypoints. It is pairedwith the Fill Select table.
Speculative Execution: Proceeding to fetch, issue and execute instruction along
an assumed path prior to evaluation of a branch.
Static Program Order The layout of a program in I-Cache cache as structured
by a compiler.
Superscalar The ability of a processor to issue more than a single instruction
per cycle.
Trace Continuity: A property belonging to a sequence of traces that can be
fetched back-to-back over multiple fetch cycles.
Trace ID: The value that uniquely identifies a trace segment. Often this is the
address of the first instruction in the trace.
Trace Packing: The idea of filling trace cache lines irrespective of basic block
boundaries.
Trace Precons truetion: A method that generates trace segments for a region
before execution reaches the location byutilizing the idle fetch stage resources.
Trace Table: In the context of the Block Cache, the structure that replaces the
traditional trace cache by storing references to blocks rather than explicit
instructions.
xu
Trace TargetAddress: The address corresponding to a taken result for a trace-
terminating branch.
Trace Terminating Condition A condition that must exist to finalize a trace in
the fill buffer and force a segment to be written.
Trace: A finite "snapshot" of the dynamic execution order of a program.
Uniform Trace Cache Model Flow diagram from which the trace cache
simulator extension was designed. Represents a modularization of the specific
tasks of the trace cache.
Write-After-Read (WAR) Hazard: Condition occurring when one instruction
writes to a location before a previous instruction reads from the same location
Write-After-Write (WAW) Hazard: Condition occurring when one instruction
writes a location before a previous instruction writes to the same location
resulting an inconsistent state for other instructions in between.
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Chapter 1
Introduction
Trace caohe has emerged as a promising rmhanism to achieie Ugh-hanckM), lamlatency
instructionfetch ofmultiple, nonrcont^ious basic blocks. This chapter states the rrxtkntion
anting trace caohe research andoutlines die organization (fsubsequent chapters.
1. 1 Motivation forTrace Cache
For superscalar processors, an increase in issue width results in a significant
performance gain if the majorityof available issue slots are utilized every cycle. If
this is not the case, the under-utilization of issue slots is characterized as
horizontal waste. Several hardware methods that exploit instruction level
parallelism have been proposed to minimize this waste, including out-of-order
issue and speculative execution. These ILP related optimizations effectively
boost instruction execution bandwidth. To sustain an increase in execution
bandwidth proportional to issue width, the schedulable pool of instructions must
remain robust. This implies that the instruction fetch bandwidth must be at least
equal to the number of instructions issued per cycle. Traditional superscalar fetch
mechanisms can provide a set of instructions up to, and including, a single branch
instruction. Furthermore, it has been stated that the average basic block size is
five instructions for general-purpose code [1]. As superscalar widths extend past
the current four-way implementations of today, it is evident that the instruction
fetch bandwidth has the potential to be a major bottleneck within the pipeline.
Several mechanisms have been proposed to fetch past basic block boundaries,
including the branch address cache and collapsing buffer. The most promising
though has been the trace cache.
In addition to providing a solution to increasing fetch bandwidth, trace cache
allows for dynamic optimizations in the stream of instructions that are delivered
down the pipeline. This has the advantage of reducing execution and scheduling
overheads by eliminating redundant operations and minimizing instruction
dependencies.
Incorporating trace cache can the effect of substantially increasing the average
number of instructions per cycle that a superscalar machine can complete, which
in turn decreases the execution time required for running a particular application
- the basic goal of anyarchitecture related enhancement.
1.2 Organization ofThesis
This thesis will identify some various trace cache and instruction pre-processing
schemes that were examined using an extension to an existing mircoarchitectural
simulator.
First, an overview of the modern superscalar processor is presented as
background theory in Chapter 2. Specifically, design space topics for
instruction issue, the core fetch unit and alternate fetch mechanisms are
examined. The SimpleScalar toolset, used as the basis for simulator
extension, is described.
Chapter 3 is devoted to presenting some trace cache schemes currently
proposed and implemented.
The object-oriented design of the trace cache simulator extension is
explained in Chapter 4.
Chapter 5 entails discussion of simulation results for various schemes and
parameter variations. The Sliding Window Fill Mechanism is introduced
as a new scheme to improve trace cache hit rates.
Conclusions are made in Chapter 6, along with difficulties encountered
and recommendations for future work
Chapter 2
Background
This chapter sets the stagefor discussion cftrace cache in the context cfthe modern supercalar
processor. Topics such as instruction issue, the corefetch unit andalternatefetch rrechanism are
examined The SimpleScalar simulator is presented and classified using the desigp, space
established in tfefdlowng sections.
2.1 Emergence of the Superscalar Processor
Over the past few decades, the field of processor design has been marked by
continuous evolution and improvements. Prior to the 1980s, performance
accelerated at an approximate rate of 1.35 times per year. This growth was driven
largely by technology improvements, including the integrated circuit and the
microprocessor. Since then, architectural advancements along with steady gains
in process technology have lead to performance rate increases of over 1.5 times
per year [2]. The adoption of RISC instruction set architectures (or RISC
processor cores), pipelining, and dynamic scheduling have all been important
milestones in the development of microarchitectures. One of the most
substantial gains since the early 1990s has been multiple, or superscalar,
instruction issue. The simple motivation to utilizing superscalar issue is to
process instmctions in parallel, thereby increasing the number of instructions
executed per cycle (IPC) and decreasing the execution time of a given program
The fundamental concept that allows for concurrent execution is instruction level
parallelism. Unfortunately, the level of parallelism able to be extracted from a set
of instruction is limited by a number of factors, or dependencies. Dependency
relationships can be classified into three groups: data dependencies, name
dependencies, and control dependencies [2].
Data, or true, dependencies between instructions are the most
straightforward. If the result of instruction i is required as a source operand to a
subsequent instruction;', then; is data dependent on i and must wait for its result
before executing. This corresponds to a read-after-write (RAW) hazard within
the processor pipeline.
Name dependencies (false dependencies) can be further separated into anti-
dependencies and output dependencies. An instruction; is anti-dependent on a
preceding instruction i if ; writes to a location that is a source operand of i.
Similarly, output dependence exists if both instructions i and; write to the same
location. These name dependencies correspond to write-after-read (WAR) and
write-after-write (WAW) hazards respectively.
The final type of dependency that hinders the extraction of instruction level
parallelism is control dependence. An instruction ; is dependent on control
instruction i if it cannot be moved before instruction i such that it is no longer
controlled by the outcome of the branch. Likewise, instruction i is dependent on
control instruction ; if it can not be moved after instruction ; such that it is
controlled by the outcome of the branch.
While not exclusive to superscalar design, the effect of hazards on performance
become most prevalent as issue rates exceed a single instruction per cycle. To
circumvent the restrictions to parallel execution that these dependencies cause,
mechanisms must be incorporated in a superscalar processor. While many
miroarchitectures are based on the simplicity of RISC ISAs, the overhead
required to minimize the effect of dependencies add a fair amount of design
complexity. In further elaborating these mechanisms, is convenient to establish a
functional processor model. This abstraction consists of a number of
sequentially linked subsystems: Fetch, Decode/Issue, Dispatch, Execute and
Reorder/Commit. The link between the fetch and issue subsystems is the
instruction fetch queue (IFQ). Within the decode/issue subsystem is the
decoded instruction queue (DIQ). The remaining subsystems are linked
implicidy, dependent on the scheme. To avoid obvious bottlenecks, the
bandwidth (rate) of each stage should be roughly equal [1]. The next section
provides an overview of the latter 4 subsystems. The fetch unit will be treated to
more rigorous detail in Section 2.3, as it provides the basis for later discussions on
Trace Cache.
Implicit Link
Dispatch -A Execute
-v
Reorder/
Commit
-. J
Figure 2.1: Functional Processor Model
2.2 Tasks ofSuperscalar Processing
The decode/issue, dispatch, execute and reorder/commit subsystems collectively
are concerned with performing the tasks of superscalar processing, which can be
subdivided as follows [1]:
ParallelDecoding
Superscalar Instruction Issue
Parallel Execution
Instruction Reordering
Exception Processing
The first task is to decode the set of instructions that has been passed down
the pipeline from the fetch unit. In the traditional scalar processor, dependency
checking is combined with instruction decoding to ensure that all source
operands are available before an instruction is issued. A superscalar processor
treats these two instruction-processing tasks independendy, as they may be
decoupled within the pipeline. In addition to requiring additional resources to
decode multiple instructions simultaneously, interdependencies among the set of
instructions being decoded must be flagged for consideration during instruction
issue.
Two aspects comprise the task of superscalar instruction: Issue Rate and
Issue Policy. The issue rate, or issue width, of a processor indicates howmany
instructions are capable of being processed from the DIQ per cycle. One should
note that this value is distinct from effective issue bandwidth: how many
instructions on average are being issued per cycle. The issue policy aspect
encompasses a sizeable design space, outlined in Figure 2.2. At this point it is
appropriate to make a distinction between the terms issue and dispatch. An
instruction is issued after it has been decoded. Dispatch occurs when an
instruction, along with the appropriate operand values, is disseminated to a
particular functional unit for execution. In a simple pipeline issue and dispatch
are one in the same: An instruction either proceeds to execute or is blocked after
being decoded. The issue/dispatch distinction is required in the superscalar case
for reasons that will soon be apparent.
Parallel execution is a matter of hardware resources. Multiple execution units
(EUs) are required to maintain a bandwidth equal to that of the rest of the
system. Aspects of functional units such as multiple-cycle latencies and pipelined
versus non-pipelined operation are considerations that are inherent in the other
subsystems and need not be addressed in the context of parallel execution
Instruction reordering is a task concerned with mamtaihing the sequential
consistency of instmction execution. Advanced issue policies necessitate the
explicit control of instmction retirement such that the architectural state of the
processor remains valid. The reorder buffer (ROB) is a common mechanism
that accomplishes instmction reordering. Often implemented as a circular buffer,
each issued instmction is appended in-order at the tail of the ROB. The reorder
buffer is related to aspects of the issue policy and is linked with rename buffer
deallocation, mentioned in the next section. Modem machines utilize reordering
to enforce a strong processor consistencymodel and precise exception handling
[!]
2.3 Issue Policies
There are four main aspects to classifying the issue policy of a superscalar
processor [1]. First is whether speculative execution is utilized, a topic that will
be addressed in Section 2.4. Second is how issue blockages are handled.
Regardless of how the rest of the issue policy is implemented, blockages can
occur via data and/or structural hazards. Four possibilities for this scheme exist:
fixed window/in-order, fixed-window/out-of-order, sliding window/in-order,
and sliding window/out-of-order. The issue window affects how instructions in
the DIQ are processed each cycle. A fixed window scheme will treat a set of
instructions as a unit, proceeding to the next set onlywhen every instmction in
the current set has issued. A sliding window considers for issue the w-most
instructions at the head of the queue, effectively re-adjusting itself every cycle. If
an in-order issue scheme is employed, an instruction at the head of the DIQ that
is blocked will inhibit any other instmction from issuing. An out-of-order
scheme will allow instructions beyond a blocked instruction (within the window)
to issue if possible. A graphic description of the four possible window and
in/out-of-order combinations is shown in Figure 2.3.
The third aspect of a superscalar issue policy is how data dependency checking is
handled. The blocking issue approach (i.e. wait until all dependencies are
resolved) is standard among scalar and first-generation superscalar machines.
This method is restrictive in that it is subject to, and limited by, the issue blockage
schemes described above.
1. Issue Blockages
a. Issue Window
L Fixed
ii. Gliding
b. Issue Order
i. In-order
ii. Out-of-oider
2. Name dependence Handling
a. RegisterRenaming (orNo Register Renaming)
L Scope
ii. Layout ofRename Buffers
1. Types
a. MergedArchitectural andRename RegisterFile
b. Separate Rename Register File
c. ReorderBuffer
d. DRIS/RUU
2. Number of reorderbuffers
3. Accessing reorder buffers
a. Associative values
b. Mapping Table
iii. Operand fetch policy
1. Issue Bound
2. DispatchBound
iv. Rename Rate
3. Unresolved control dependencyHandling
a. Speculative Execution (orNo Speculative Execution)
L Desiffi Space tfCorttd TransferIrstmaions
4. DependencyChecking
a. Decouple instruction issue and dependencycheck - Shelving (orBlocking Issue/No Shelving)
L Scope
ii. Layout of shelving buffers
1. Reservation Stations
2. Group Station
3. Central Station
4. DRIS/RUU
iii. Number of buffer entries
iv. Number of input/outputports
v. OperandFetchPolicy
1. Issue Bound
2. Dispatch Bound
vl Dispatch Scheme
1. DispatchPolicy
a. DispatchOrder
L In-order
ii. Out-of-order
b. Selection Rule (applicable for out-of-orderdispatch)
c. Arbitration Rule (applicable for out-of-order dispatch)
2. DispatchRate
3. Operand AvailabilityChecking
a. Direct Check of Scoreboarding Bits
b. Checking of explicit Status Bits
4. EmptyShelvingBufferTreatment
a. Bypassing
b. No bypassing
Figure 2.2: Issue PolicyDesign Space [1]
IssueWindow-
Cycle 1
Cyde2
Cycle 3
a) Fixed Window/In-order
0
_0(^
0
0
b) Fixed Window/Out-of-order
= Blocked Instruction
@ mmai
c) Sliding Window/In-order
| 0 QB,
b) SlidingWindow/Out-of-order
Figure 2.3: Methods for Handling Issue Blockages
A more attractive solution is one that decouples instruction decode from issue,
deferring most dependency resolution to the later stage. Genetically termed
shelving, the mechanism to achieve this dependency resolution has various
layouts and design options itself. Shelving buffers consist of one or more
entries to which instructions are issued.Only until all dependencies are resolved
may an instruction be dispatched from the shelving buffer to an appropriate EU.
The number of buffer entries, and the layout are implementation specific. If a
separate set of shelving buffers precedes each EU, the buffers are commonly
referred to as reservations stations. Buffers can also service multiple EUs of the
same type (group stations) or a single buffer may exist for all functional units
(central station). When instructions are issued to a buffer, the available source
operands can be retrieved from the register file and stored in the shelving buffer
entry. Likewise, operands may be fetched upon dispatch, leaving the shelving
buffer entry to store only the register identifier. Which operand fetch policy is
used often correlates to how operand availability checking is handled. All
shelving schemes utilize a structure called a scoreboard. This can be visualized as
a single bit extension to each register file entry indicating the availability of that
value. When an instruction is issued (or in some cases dispatched) the
scoreboard flag for the destination register is marked to indicate the value is not
available. An instruction that has finished execution will reset the appropriate
scoreboard bit. Subsequent instructions that are issued check the scoreboard bits
for each of their source operands. A dispatch bound fetch policy entails a direct
check of the scoreboard bits every cycle to determine if source operands are
available. An issue bound operand fetch policy includes explicit availability flags
for each source operand in the rename buffer entries. Upon issue, these explicit
status bits in a newly allocated rename buffer entryare set to correspond with the
value of the respective scoreboard bits. If an operand value is not available, the
operand field in the rename buffer entry is set to the register identifier. Using a
common data bus scheme, instructions that have finished execution provide the
result value to not only the register file and scoreboard, but to each shelving
buffer. If the identifier of the result matches that of any source operand that has
been marked unavailable, the buffer entry is updated with the operand value and
the explicit status bit is modified to reflect the availability.
Once both source operands are available, and no WAR orWAW hazards are
detected for the instruction (a step eliminated by the soon-to-be-discussed
process of register renaming), it is ready to be dispatched to an available EU. The
dispatch policy determines how instructions are selected once they are ready.
This also includes whether or not multiple instructions may be dispatched from
the same shelving buffer in a single cycle. Similar to the issue rate, the dispatch
rate determines how many possible instructions that are ready for dispatch may
be disseminated per cycle. It has been found that it is optimal for this rate to
slightly exceed the issue rate to account for multi-cycle latencies associated with
non-pipelined EUs. One interesting optimization that can be made is bypassing
empty shelving buffers. Normally, if an instmction is issued to an empty
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reservation station and is free of dependencies, it will be recognized as a
candidate for dispatch in the following cycle and sent to an EU. Bypassing saves
a cycle by forwarding the instruction to the EU direcdy, performing issue and
dispatch in the same cycle [1].
Dispatch
(Dependency
Check)
EU
Shelving
Buffer
f \
Dispatch
(Dependency
Check)
-A
-v
EU
Figure 2.4: Shelving
Shelving alleviates the problem ofRAW hazards from impacting the performance
of superscalar machines, but still leaves WAR and WAW hazards to contend
with., The last aspect of the supersclar issue policy addresses these hazards.
Incorporating a technique known as register renaming can internally eliminate
false dependencies. Like shelving, one can avoid addressing the layout specificity
of a variety of register renaming schemes by genetically referring to rename
buffers. When an instruction is issued, a rename table is accessed. This
associates architectural register identifiers to entries in the rename buffer. For
some implementations, a single register identifier may have multiple table
associations, in which case a
"latest" bit will be set for one of these entries.
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Accessing the rename table occurs in two steps. First, both of the source register
identifiers are used to index the rename table. For schemes that allow one-to-
manymappings, the entrywith the
"latest" bit is accessed. If an entryexists, the
associated table value (rename buffer entry ID) replaces the source identifiers of
the instmction. Secondly, a new location in the rename buffer is provided for the
destination operand, and is associated with the destination register identifier via a
freshly allocated entry in the rename table. This will overwrite any prior entry
with the same destination register as the index, or set the "latest" bit for the new
entry. The values provided by the rename table will become those used
throughout the dispatch and execute stages for the instruction. During
execution, each instmction will refer to a unique destination location; therefore
checking for WAR and WAW hazards becomes irrelevant. This renaming
prevents instructions from being held from dispatch because of output and anti-
dependencies. Deallocation of rename buffer entries is often tightlycoupled with
the mechanism that preserves the sequential consistency of instruction execution.
In the case of the reorder buffer, renamed registers are committed to architectural
state when an instruction reaches the head of the ROB. The associated rename
buffer entry is copied to the explicit architectural register and the rename buffer
and table entry deallocated, or the rename register is mapped as the current
architectural register, deallocating the previously mapped rename buffer entry
[1,3].
For the purpose of explanation, treating shelving, register renaming and
reordering as separate processes with independent resources is convenient
Though in many implementations, these mechanisms are tightly coupled (as has
already been alluded in describing the process of rename buffer deallocation).
Tomasulo's algorithm, a popular example of dynamic scheduling, is an example
of how both shelving and renaming are often presented and implemented
together. The rename buffers of the Tomasulo approach are implicit in the
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operand value fields of the reservation stations. Figure 2.5 outlines Tomasulo's
algorithm from a design space perspective.
The combination of all three mechanisms (shelving, renaming and
reordering) is realized in approaches such as the as DRIS [1], or RUU [4]. In the
case of the RUU (Register Update Unit) a circular buffer that resembles a reorder
buffer also serves the role of central reservation station with implicit rename
registers and associative rename table (tag unit). While the organization of such
an implementation may seem confusing, it should not obscure the purpose
behind the undedying mechanisms.
Scalar decoding/Issue Rate of 1
In-order issue
Speculative Execution
Register Renaming
o Rename registers integrated as operand value fields in reservation
station entries.
o Mapping Table Access Each register is associated with a tag
value (one-to-one).
o Issue Bound Operand Fetch Policy
Shelving
o Multiple entry shelving buffers (reservation stations) for each EU
o Issue Bound Operand Fetch Policy
o In-order dispatch
o Explicit status bits for operand availability checking
o No shelving buffer bypassing
Figure 2.5: Design Space Outline ofTomasulo's Algorithm
2.4 Processing ofControlTransfer Instructions
The previous section showed how advanced superscalar processors address the
limitations of true data dependencies and false name dependencies. The issue of
control dependencies will now be discussed as a prerequisite to describing the
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fetch subsystem and trace cache. Control transfer instructions (often generally
termed branch instructions) consist of five basic types: direct jumps, indirect
jumps, subroutine calls, subroutine returns, and conditional branches. These
should all be familiar to the reader in the context of assembly level code. From
the perspective of the ISA conditional branch instructions can be implemented
in two distinct ways. Result state branches depend on the outcome of a previous
instruction to set a condition code register that is implicitlyused to determine the
direction of a branch. Direct check branches provide the operands to compare
and the branch target as a single self-contained instruction [1]
The question often associated with control transfer instructions is: How can
a seemingly straightforward set of instructions pose a problem in superscalar
processing? When executing a sequence of instructions, the PC of the
subsequent instruction following a branch operation is dependent on the
evaluation of that branch. In a scalar pipelined architecture, this implies that a
branch direction must be indicated to the fetch stage by the following cycle to
avoid stalling the pipeline. For a superscalar architecture, this branch direction is
needed in the same cycle to be able to continue to fetch beyond a given control
transfer instruction in a fetch block. As architectures become increasingly
superscalar and superpiplined, the limitations due to control dependencies
become increasinglypronounced. Fortunatelymechanisms have been introduced
to deal with the "branchproblem"just as they have for the other classes of
instmction dependencies.
Branch processing can be considered in terms of branch detection, treatment
of unresolved conditional branches, and accessing the branch target path. [1] The
first of the processing steps, branch detection, can be handled at various points in
the pipeline. If no special changes are made, detection occurs as each branch
instruction is decoded. This also means that instmctions continue to be fetched
along a sequential path until the branch is decoded in a later stage. The obvious
disadvantage to this scheme is the instructions that are "blindly
fetched"
after the
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branch maynot be along the correct control path. The sooner a control transfer
instruction can be detected, the better. To this end, branch detection integrated
with the fetch stage is optimal
Once a branch is detected, itmust be evaluated. This especiallyholds true for
conditional branches, indirect jumps and subroutine returns. Unlike branch
detection, this step cannot be arranged such that zero latency exists between
branch evaluation and fetching of the next instruction. This presents two
options: The first, and decisively less attractive option is to stall until the branch
in question is evaluated (blocking branch processing). The second is to continue
executing instructions as if the branch direction was known. Proceeding to fetch,
issue and execute instructions along an assumed path prior to evaluation of a
conditional branch is known as speculative execution. If a speculatively
executed path proves to be correct after the branch is evaluated, those
instructions are promoted to a non-speculative state and can be safely committed
(thereby changing the architectural state of the system). The control instruction
has been correctly predicted in this situation. If evaluation of the control
instruction yields a different target then that starting the speculative path, then
those instmctions along the speculative path must be canceled and fetching must
resume along the correct path. This constitutes a misprediction. Some
quantitative measures of speculative execution are the level of speculativeness
and the degree of speculativeness. The maximum number of branches that
may be executed speculatively at any given time (the number of unresolved
branch instructions "in-flight") is the level of speculativeness, while the degree is
how far down the pipeline speculatively executed instructions are allowed to
proceed. [1]
The key factor of speculative execution is utilization of a branch prediction
scheme that will yield high accuracy and a lowmisprediction percentage. Branch
prediction can be fixed, static or dynamic. A fixed prediction scheme will always
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choose a taken or non-taken path regardless of the branch. A static scheme
involves encoding the branch prediction within the instruction This prediction is
generated by the compiler based on inferred branch behavior. Dynamic branch
prediction is the most accurate, and most complex of the three forms of
prediction. Hardware is utilized to retain state information pertinent to control
instructions. This may be, but is not limited to, individual branch histories, the
direction of the last n branches or a combination of both. Various methods for
performing dynamic branch prediction exist and onlya few are presented here.
In early studies of branch prediction, Smith proposed the simple bimodal
predictor that mamtains a historyof specific branches as a two-bit table entry [1].
Single level prediction, of which bimodal is an example, has the limitation of
considering each branch without correlation to a specific patterned behavior.
Yeh and Patt addressed this in proposing a two level predictor. Such a predictor
uses the lower bits of the branch address to index a table of n history bits. In
turn, these history bits index a bimodal table of length 2n. The branch prediction
is based upon the entry in the bimodal table. Once a branch has been evaluated,
the history bits of the first table are updated by slufting the current result into the
table. The bimodal table is then updated based upon this new history index.
This specific strategy is termed a local predictor, or in a later paper presenting a
taxonomy of two level predictors, a PAg scheme [5]. A visual representation is
provided in Figure 2.6.
The historypattern is indexed solelyby the current branch address in the PAg
predictor. Another predictor considers instead the history of the most recent
branches collectively. This method is aptly referred to as the global predictor or
GAg predictor. The history of the most recent branches is recorded in a single
global history shift register. This has the advantage of choosing a prediction
based upon the association ofmany independent branches [5].
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Figure 2.6: Local (PAg) Predictor
The gselect predictor, proposed by Pan, So and Rahmeh realizes such a
combination by appending the global history to thej lowest bits of the PC.
Another method of combining prediction, gshare, uses the XOR function to
merge the global history register with the current PC [7], shown in Figure 2.7.
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Figure 2.7: Gshare Predictor
The final method of dynamic branch prediction discussed here is the
combined predictor. Proposed by McFarling, this technique allows different
branch predictors to be used in tandem, and the best result to be chosen based
upon past performance of the specific branch being predicted. A generalized
scheme is shown in Figure 2.8. Accuracy counts for each of the individual
predictors are recorded separately. These separate fields can be appended to the
branch target buffer. Depending on the correctness of predictor n, the respective
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accuracy count is incremented or decremented accordingly. A priority encoder
chooses the scheme that has been most accurate and provides this output as the
final prediction. McFarling has noted that using combining branch predictors in
this manner provides prediction accuracy up to 98.1 percent [7].
Branch TargetAddress Buffo-
PC T BA BTA PAC EuC
PriorityEncodet
- Prediction
Figure 2.8: General Combined Predictor
Closely associated with branch prediction is the task of accessing the branch
target as early as possible when processing a control transfer instruction.
Predicting the direction of a branch alone is still only half of the information that
is required to fetch instructions along a speculative path. In the case ofpredicted
taken conditional branches and direct jumps, the fetch address is known only
after the instruction is decoded. For indirect jumps and subroutine returns, this
fetch address is often evaluated even later in the pipeline. Again, mechanisms
have been introduced to provide a branch address prediction (versus a branch
direction prediction as explained above). The branch target buffer (BTB) or
more precisely, the branch target address buffer (BTAB) is an example [1]. The
PC of each instruction being fetched serves as an index into a table. If the entry
is valid and there is a tag match, it serves as an indication that the instruction is a
branch, and the target address is provided Such a scheme can serve as a simple
implicit branch direction predictor as well. Implicit branch direction prediction
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methods relyon the presence (or lack of) a table entry to indicate a taken (or not-
taken) prediction.
For mdirect jumps and subroutine returns the issue of branch address
prediction is complicated by the fact that branch target itself relies on the
dynamic state of a program Branch address prediction for subroutine calls will
be one of the topics addressed in the next section.
2.5 Elements of the Instruction Fetch Subsystem
Trace cache aims to improve the bandwidth of instmctions delivered from the
instmction fetch stage in wide issue superscalar processors [10]. This section will
provide background on the traditional instruction fetch stage for superscalar
machines, and why it proves to be inadequate for increasingly wider issue
architectures.
The instruction fetch subsystem of a superscalar processor has the following
core components:
Program counter
LI predecoded instmction cache
Branch target buffer
Return address stack
Branch direction predictor
Branch target logic
Among these six, the program counter is simplest. Unchanged from the most
basic architecture, this register holds the next fetch address from which the
instmction cache is accessed.
At the top of the memory hierarchy for anyprocessor is the first level cache.
For scalar designs, there is no particular advantage to either a separate (Harvard)
or unified LI cache design. Superscalar machines utilizing instruction
predecoding favor separate instmction and data caches. The I-Cache is
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interleaved, i.e. 2 consecutive cache lines can be accessed. This allows retrieval of
a set of instmctions the size of an entire cache line regardless of where the initial
instruction lies in the cache. The necessary interchange, shift and mask logic to
realize this is assumed to consume a negligible (or at least acceptable) delay time
within a single cycle [10]. Predecoding entails the incorporation of a predecode
unit between the second-level cache and the LI I-Cache. As lines are written to
the I-Cache a number of bits (between four and seven based on recent
implementations) are appended for each instruction. These bits can be used to
indicate instmction class, resource requirements, and even possibly the branch
target address [1]. For this thesis, predecode bits are assumed to provide a
distinction between the various control transfer instructions.
The branch target buffer plays an important role in i<aentifying branch targets
early in the pipeline, as described in the previous section. The organization of
this structure can vary in associativity depending on implementation, though is
often two or four-way set associative. Conditional branches and direct jumps are
stored in the BTB. Alongside the BTB, the Return Address Stack (RAS)
provides a mechanism to help predict the target address for subroutine returns.
The stack depth is set; usually eight proves to be sufficient in most
implementations. For every subroutine call (jump-and-link) instruction
encountered, the address of the subsequent sequential instmction is pushed onto
the stack When a subroutine return is encountered, the topmost address is
popped and used as the branch address prediction. The RAS increases the
accuracyof subroutine returns considerably, though there are situations when the
RAS mechanism can become corrupted, resulting in address mispredictions. This
can occur if the RAS overflows, orwhen certain sequences of instructions along a
mis-speculated path are fetched. While these RAS misses do not affect the
correctness of program execution, they impact performance as would a branch
direction misprediction
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Branch prediction can be implemented as any of the various schemes
discussed in the previous section. For each instruction fetched, the branch
predictor is accessed simultaneously with the BTB and RAS. The branch target
logic serves as the glue between these units to determine the set of instructions
that will be passed down the pipeline and how the PC should be set for the next
fetch cycle. First, the predecode bits are examined to determine the control
transfer operations within the cache line. The first branch in the sequence will
terminate the set passed to the IFQ. If this branch is a jump (direct, indirect,
subroutine call) the PC will be set to the corresponding address generated by the
BTB. Similarly a subroutine return will utilize the address generated by the RAS.
The target address of conditional branches depends on the branch direction
prediction. A prediction of taken will set the PC to the BTB generated address, a
not-taken prediction will simply set the PC to the address of the next sequential
instruction.
Predecoded &
Interleaved
I-Cache
'
Mask/
Interchange/Shift
Figure 2.9: Fetch Subsystem Components
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How does the core fetch unit described above hinder performance in a wide-
issue superscalar machine? Formost code, the percentage of branch instructions
is between 10% and 20%. This equates to a basic block size of between 5 and 10
instructions [1]. As the issue width of architectures exceed 4 instructions per
cycle, it becomes obvious that not only is extracting parallelism beyond a basic
block crucial, but instmctions must also be fetchedbeyond a single basic block per
cycle. In an effort to resolve this problem, a series of revisions and alternatives to
the fetch method just described are presented next.
Revision 1 - Fetching PastPredictedNot-Taken ConditionalBranches
The first revision to the fetch subsytem is one that partially alleviates the single
basic block fetch limit by targeting conditional branches that are predicted not-
taken. Since the I-Cache is interleaved, a set of instructions the size of a full
cache line can be retrieved every cycle. When a conditional branch is
encountered, it is possible that the prediction will be not-taken. If this is the case,
there is no cache limitation to fetehing instructions beyond the branch and
including themwith the set of instmctions thatwill be appended to the IFQ. Ifm
conditional branches are to be predicted per cycle, then up to m + 1 basic blocks
maybe fetched in the same cycle if all branches are predicted not-taken. Changes
must be made to the BTB and predictor for this modification. Since it is now
required that more than one branch target be accessed per cycle, the BTB must
be interleaved to allow parallel accesses. Similarly, the branch predictor must
now be able to handle multiple predictions per cycle. Just as there are many
approaches for single branch prediction, several variations to multiple branch
prediction have been proposed. The scheme that will be considered here is an
expansion of the GAg single branch prediction method. Called an MGAg
predictor, the components remain the same (a global history register of width k
and pattern history table of t entries) though multiple predictions are made via
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iterative access of the PHT up to m predictions. The access constituting the first
iteration is made in the same fashion as the basic GAg predictor. The result
becomes the prediction for the first branch. The second access is made using the
k1 most resent bits of the GHR This provides a base index into the PHT. An
additional offset (0 or 1) is added to this index depending on the result of the first
prediction (NT or T). The prediction for the second branch is then determined
from the bimodal entry indexed by this newly computed index. The next
iteration uses k 2 bits of the GHR to determine a base index, and an offset
value of 0, 1, 2 or 3 depending on the combined prediction of the previous two
branches (NT/NT, NT/T, T/NT or NT/NT). This continues until m
predictions have been made [8]. A graphical representation of the MGAg
predictor is shown in Figure 2.10.
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Figure 2.10: MGAg Predictor [8]
While this revision manages to improve the fetch bandwidth over the
original, there still exist shortcomings.
Statistics indicate that conditional
branches consist of 66% of all control transfer instmctions, of which only 25%
are evaluated not-taken [1]. Therefore, approximately 83% of all branches (those
that are taken) still manage to limit the rate of instructions
passed down the
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pipeline. The next two methods provide different approaches to overcoming the
restriction posed by predicted taken conditional branches and jump instructions.
Revision 2a CollapsingBuffer
The collapsing buffer [8] improves the fetch subsystem further by considering
intrablock branches. These are branches that are predicted taken, but only
constitute a short hop within the current pair of cache lines accessed in the
intedeaved I-Cache. The branch target logic must be expanded to determine
such intrablock branches and communicate this to the collapsing buffer following
the interchange/mask logic of the I-Cache. The collapsing buffer removes
instructions that fall between intrablock branches and their target so that the
result is a series of basic blocks that can be appended direcdy to the IFQ. The
collapsing buffer is illustrated below in Figure 2.1 1.
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Figure 2.1 1: Collapsing Buffer [8]
24
Revision 2b BranchAddress Cache
Another approach that enables multiple basic blocks to be fetched per cycle is
the branch address cache approach [9]. Required for this scheme is a ?-way
intedeaved I-Cache (versus the two-way version utilized thus fir). Presented as a
two-stage implementation, the branch address cache is first accessed with the PC
address. The BAC acts as an expanded BTB in that it returns information
pertaining to the branch targets. But unlike the BTB that returns a single target
address for a particular branch, the BAC returns a series of branch targets,
arranged as a tree that provides all possible taken/not-taken targets for m
branches. Using m results from the multiple branch predictor, the appropriate
branch targets are chosen. The second stage retrieves the blocks from the
intedeaved I-cache, then interchanges/aligns the group to pass to the IFQ. The
BAC approach is illustrated in Figure 2.12.
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Figure 2.12: Branch Address Cache [9]
Both schemes presented in the second revision of the fetch subsystem have
drawbacks as well. The collapsing buffer and branch address cache are fairly
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complex, and would reqiiire multiple cycles in a hardware implementation. This
adds to the latency required for instruction fetch. Cache bank conflicts may also
occur when the cache line holding the initial fetch address resides in the same
bank as successive lines. Scalability is an issue for the BAC (each entry requires
2m branch targets) while the collapsing buffer can only fetch across a pair of cache
lines. Trace cache schemes resolve these problems, providing the fetch
subsystem with a instmction supplymechanism that provides both low latency
and high bandwidth. Chapter 3 provides a thorough discussion of trace cache
and associated instruction pre-processing optimizations. The next section
introduces the SimpleScalar simulator in the context of the functional processor
model
2.6 The SimpleScalarSimulatorArchitecture
The simulation work for this thesis was based on the third version of the
SimpleScalar tool set. SimpleScalar provides a fairly comprehensive functional
model for investigating various aspects of a microarchitecture. Included with the
standard distribution are a handful of simulators. The simulator of interest to this
study was simoutorder, a detailed superscalar model that supports out-of-order
issue and execution [11, 12]. To place the theoretical background of this chapter
in perspective, this simulator will be described in context of the functional
processor model.
The native target ISA of the SuperScalar tools is PISA which is largely based
on MIPS-IV with a few exceptions (no branch delay slot, expanded load/store
instructions, a square root instruction and 64-bit instmctions). Included with the
simulator is a compiler, linker and other support tools that target the simulator
instmction set. The out-of-order simulator is based on flexible parameters for
decode, dispatch and commit widths. The size of the IFQ is also adjustable.
Instructions are consumed from the IFQ in-order, with a sliding window the size
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of the decode width. The issue mechanisms is based on the register update unit
(RUU) [4]. This approach combines the discrete tasks of shelving, register
renaming and reordering into a single structure that is realizable in hardware.
One will recall that the RUU is arranged as a circular buffer. The value for the
number of RUU entries is variable, and is set as a simulation parameter. The
functional units that allowparallel execution are divided into 5 classes, integer and
floating point ALUs and multipliers and a load store unit. The number of
arithmetic EUs and number of load/store ports unit are all adjustable. Bydesign,
the RUU enforces strong sequential instruction consistency and precise interrupt
handling.
The simoutorder fetch unit encompasses all aspects of the fetch subsystem
illustrated in Figure 2.9 (Section 2.5). The BTB can be configured with different
size and associativity values. Likewise, the number RAS of entries can be set.
Predecode bits are implied, and are utilized by the RAS when identifying
subroutine calls and returns. Several schemes are available for branch prediction.
The method utilized in generating base results (for comparison against results
utilizing the trace cache extension) is a two-level local predictor (PAg). The level
of speculative processing supported by simoutorder is unbounded (no limit to the
number of unresolved branches in-flight) and the degree of speculation extends
through instmction execution. Figure 2.13 outlines the simulator architecture in
the design space of the functional processor model.
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Superscalar issue/decode. Issue rate set via parameter.
In-order, slidingwindow consumption from IFQ
Speculative Execution
o Unbounded level of speculativeness
o Degree of speculativeness through Instruction Execute
Register Renaming
o RUU layout
o Rename registers integrated as operand value fields in RUU
entries.
o Associative rename table (tag unit).
o Issue Bound Operand Fetch Policy
Shelving
o RUU layout (serves as central reservation station)
o Issue Bound Operand Fetch Policy
o Out-of-order dispatch, loads/stores take precedence, oldest-first
selection otherwise
o Explicit status bits for operand availability checking
o No shelving buffer bypassing
Figure 2.13: Design Space Outline of sim-outarder
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Chapter 3
Trace Cache Schemes
BuildingcffthebaokgriundofChapter Tisa, this chapter introduces the trace cache bypresenting
tarious schemes that haw beenproposed Dynamic instructionpre-processing cptinizations are
alsoexplored The sole trace cache implementation, thePentium4sExeaaionTrace Cache, is
mentionedat doe conclusion cfthe chapter.
3.1 Concept of a Dynamic Trace
Before exploring the specifics of various trace cache schemes, it is necessary to
first precisely define a trace. Standard I-caches stores instructions in static
program order. This layout is the result of the compiler translation of high-level
code to the operations that comprise the ISA of the processor. For sequences
that don't contain branches, the dynamic execution order is the same as the
static program order. Of course code also contains control transfer instmctions
that introduce non-sequential program flow. This causes the dynamic execution
order to deviate from that of the static program order. A trace is finite piece of
this dynamic execution. The fundamental concept behind trace cache is storage
of these
"snapshots"
of previous execution. When processing returns to these
points in the program, the stored traces can be utilized in overcoming the basic
block fetch limitation explained in Section 2.5.
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Static Program Order
A: ADDIU R14,R31,#1
BEQ R2,R14,<B> (1)
ADDIU R21,R21,1
B: SLTU R2,R8,R17
BNE R2,R31,<C> (2)
ADDUI R8,R8,#1
C: LW R2,0(R8)
ADDUI R1,R1,#1
ADDUI R2 , R2 , #3
BNE R2 , R3 , <D> (3)
ADDIU R8,R8,#1
D: J R31
Dynamic Execution Order
(Branches > T, NT, T)
A: ADDIU R14,R31,#1
BEQ R2,R14,<B> (1)
B: SLTU R2,R8,R17
BNE R2,R31,<C> (2)
ADDUI R8,R8,#1
C: LW R2,0(R8)
ADDUI R1,R1,#1
ADDUI R2,R2,#3
BNE R2,R3,<D> (3)
D: J R31
Figure 3.1: Static ProgramOrder versus
Dynamic Execution Order
3.2 Rotenberg Trace Cache
Rotenberg, Bennett and Smith proposed one of the first trace cache designs in
1995 [10]. As presented in their paper, trace cache supplements the usual
instmction cache by storing individual traces of dynamic instruction streams.
Each line of the trace cache contains up to n instmctions, and at most m basic
blocks. The maximum number of basic blocks within a trace cache line is
constrained by the throughput of the multiple branch predictor (MGAg). The
reason behind this constraint is the number of conditional branches in a trace
cache line cannot exceed the number of parallel results from the predictor to
which comparisons are made. Over the course of program execution,
instructions that are retired are added to the fill buffer of the trace cache. When
the number of instructions or basic blocks in the fill buffer meet n or m
respectively, the group of instmctions is added as a new line to the trace cache.
An example trace cache line is shown in Figure 3.2. In addition to the instmction
stream, additional information is recorded. Branch Flags indicate the path
30
followed by each conditional branch within the trace. Since a variable number of
branches could occur within a trace, a Branch Mask field must also be provided,
indicating the number of branches (with a maximum ofml) and whether the
trace ends in a branch. Two addresses are also stored, pointing to the next
execution point following the last instruction of the trace. One is the Fall-
through Address (corresponding to a not-taken result for a trace-terminating
branch) and the other the Trace Target Address (corresponding to a taken
result.) If the last instruction in the trace is not a conditional branch, both
address fields point to the cache line starting with the next sequential instruction.
In addition to the constraints n and m, an indirect jump or subroutine return also
terminates a trace.
Ill 11,1 X
Tag Branch Branch Fall-through Target Instructions
Flags Mask Address Address
Figure 3.2: Example Trace Cache Segment
During instruction fetch, the trace cache is accessed in parallel with the I-
Cache. When program execution presumably returns to an instruction that starts
a cache line, the branches within the trace cache line are referenced with the
results of the multiple branch predictor. If the predicted branch directions match
each of the entries in the Branch Flags field, then the entire trace cache line can
be fetched. If the predictions do not match the trace, then blocks are fetched
from the instruction cache, and the trace cache line will be updated with the new
stream of dynamic instructions.
Returning to the alternate fetch mechanisms that were introduced in the
previous chapter, one can note the distinct advantages of the trace cache over the
branch address cache and collapsing buffer approaches. The trace cache does not
require any I-Cache modifications beyond the two way interleaved organization
of the basic fetch unit. In addition, there exist no possibility for bank conflicts
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that negate performance gains. The latency of the trace cache when fetching
instructions is minimal; no critical path logic for interchange, mask or alignment
of instructions is required. Finally, the fetch bandwidth provided by the trace
cache is a substantial improvement over the core fetch mechanism, as will be
shown in the simulation results ofChapter 5.
Despite the vast improvement over other alternate fetch mechanisms, the
trace cache design presented above is limited by a few factors. In fact,
Rotenberg, Bennett and Smith [10] suggest several additions to the general trace
cache strategy that would yield better performance. One aspect of the scheme
that can be improved is how frequentiy and inftequendy visited traces are
maintained.
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Figure 3.3: The Rotenberg et al Trace Cache [10]
Solutions include judicious trace selection (only committing traces that have been
executed a minimum number of times) and a victim trace cache (storing recendy
displaced traces such that they could easily be recovered if needed.)
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Table 3.1 presents a set of general limitations, and corresponding solutions
that were subsequendy proposed. Many of these schemes will be discussed in
this section.
Limitation:
Solution:
Maximum number of conditional branches within a Trace
Cache line.
Path-Based Prediction
Branch Promotion/Trace Packing
Section
(3.3
(3.4)
Limitation:
Solution:
Trace Cache indexed byaddress of the first instruction;
No multiple paths.
Fetch address reriaming (3.5)
Limitation:
Solution:
Trace Cache Miss Rate
PartialMatching /Inactive Issue
Trace Preconstruction
(3.6)
(3.7)
Limitation:
Solution:
Storage/Resource Inefficiency
Block-based schemes
Cost-regulated trace packing
Selective trace storage
Pre-processing/Fill unitOptimizations
(3.8)
(3.9)
(3.10)
(3.11)
Table 3.1: Trace Cache Limitations and Solutions
Overcoming theMaximum NumberofConditionalBranches within a
Trace Cache Line
3.3 Path-based Next-trace Prediction
The trace cache design presented above incorporated explicit multiple branch
predictions to determine the next trace. Jacobson, Rotenberg and Smith found it
possible to improve the next-trace prediction accuracy by 26% via path based
trace prediction [13]. Rather than use the individual predictions from a multiple
branch predictor, a predictor based solelyon the trace path historydetermines the
next trace. The trace cache is indexed via a combination of trace history and the
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address of the first instruction in the trace. In contrast to the use of the starting
address of the trace alone, this scheme inherendy allows for multiple paths (path
associativity), as suggested in [10]. The path-based trace predictor scheme
incorporates a primary correlated trace predictor and a secondary predictor. The
secondary predictor is included so mispredictions are reduced from "cold
starts"
(when the path history has not yet been established) and aliasing in the correlating
table. A block diagram of the combining trace predictor is shown in Figure 3.4.
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Figure 3.4: Combining Trace Predictor [13]
The primary predictor stores a path history of the previous n traces as a series of
hashed history entries for each trace. Each entry is formed from a 36-bit Trace
ID consisting of the PC for the starting address in the trace cache line along
with
up to six bits encoding the conditional branch outcomes within
the line. The
hashing function is illustrated in Figure 3.5.
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Figure 3.5: Hashed History Register Entry
From the series of entries constituting the history register, an index into the
correlating table is formed. Taking a few bits from the history entries generates
this index. The most recent entry in the history register is given the most weight
in contributing to this index. The second most recent is given a slighdy lower
weight, while older history entries each contribute the least number of bits. This
generation mechanism is shown graphically below in Figure 3.6. The term
"DOLC" has been established as the name for this method, each letter
representing an element of the scheme. Depth is the number of entries, not
including the last history entry. Last and Current correspond to the second most,
andmost recent history entries. Older entries constitute the remaining entries.
D
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Cbils
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'Width bits
INDEX
Figure 3.6: DOLC Index Generation [13]
The indexed location in the table provides the Trace ID of the predicted next
trace. If this prediction is found to be correct further down the pipeline, then a
two-bit saturating counter for the table entry is incremented by one. Otherwise,
the counter is decremented by two for a misprediction. If the counter is equal to
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zero after being decremented, the Trace ID for that entry in the correlating table
is updated to the actual trace. Additionally, if a prediction is incorrect, the
specuktive entry in the history register is replaced by the hashed history entry of
the actual trace.
If an index into the primary correlating table yields an entry that is unrelated
(due to aliasing or "cold starts'') the
"prediction" has a low percentage of being
correct. This is unfortunate, as a conditional branch prediction in a similar
scenario would still offer a 50/50 chance of being correct. To compensate for
this potential downfall, a secondary predictor is incorporated and a tag field is
added to the correlating table. The index value into the secondary table is the
hashed history entry of the current trace (the "C" value). When an entry in the
correlating table is updated, the least significant ten bits of the preceding entry are
stored as the tag bits. When a prediction via the correlating table is made, the tag
field of the associated table entry is compared to the current entry in the history
register. If the corresponding ten bits match, then the primaryprediction is used.
Otherwise the entry stored in the secondary table is chosen. Regardless of what
table the prediction was chosen from, both samrating counters are incremented
or decremented respective to the correctness of each prediction. When the four-
bit counter of the secondarypredictor saturates (i.e. the next trace always follows
the current) updates of the correlating table cease. This avoids clutter of the
primary table, further reducing aliasing. The reason that Jacobson, Rotenberg and
Smith chose a four-bit counter (decremented by eight on a misprediction) was to
"avoid giving up the opportunity to use the correlated predictor unless there is a
high probability that a trace has a single
successor"[13].
Two additional (rather esoteric) mechanisms can be added to the combining trace
predictor. A Return History Stack (RHS) can be provided to augment the
performance by taking advantage of the fact that the control flow of a program is
tighdy correlated before and after a subroutine call. The trace history may not
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capture this behavior though, as the trace history of the called subroutine will
interfere. Thus, when a trace contains a subroutine call, a copy of the History
Register is saved on a separate hardware stack. When a trace that ends in a return
is encountered, the entry at the top of the RHS is popped. The most recent
Hashed IDs contained in this entry replace the oldest IDs of the current history
(the most recent IDs in the HistoryRegister are preserved.) It is noted that the
RHS provides a way to balance the control flow history prior to the subroutine
call and the historyof the subroutine itself.
The second mechanism that can be added to the basic trace predictor is the
Alternate Trace Field. By adding this field to the Correlating Table a "second
guess"
can be made at the same time as the regular prediction and be issued
inactively (see Section 3.3). The alternate field is updated when the regular
prediction is incorrect. When the samrating counter is non-zero the alternate
field is updated with the actual next trace. When it is zero, the displaced primary
prediction is moved to the alternate field. The alternate path must be issued such
that results are not visible to those executing along the path of the primary
prediction. Pending the outcome of the branches, the instructions along the
alternate path are canceled if the primary prediction or neither prediction was
correct. If the alternate prediction proved correct, execution will continue along
that path.
3.4 Branch Promotion and Trace Packing
Two additional techniques for improving trace cache effectiveness are examined
in [15]: Branch Promotion and Trace Packing. Branch promotion exploits
the fact that over half of conditional branches tend to be strongly biased during
execution. By identifying these branches in hardware, they may be treated as
statically predicted. These
"promoted"
conditional branches are marked via a
single bit flag, and are associated with a taken or not-taken path. When the fill
37
unit writes a cache line, the promoted branches are not included in the normal
branch mask and flags fields. Thus, the predictor is alleviated from the overhead
of storing the branch history for a promoted branch. This decreases aliasing
within the predictor. If a static prediction proves incorrect (such as the final
iteration of a loop) the machine is backed up to the end of the previous block and
restarts along the correct path. The structure that decides to promote a branch to
static prediction is the bias table. This table is a simple sanitating counter indexed
by the branch address (with tag compare.) The counter is incremented when the
result of the branch is the same as the previous outcome. The fill unit will check
the bias table against conditional branches in the retired instmction stream If the
count is greater than threshold value, the branch is promoted in the fill buffer. If
the outcome of a promoted branch contradicts the static prediction twice in a
row, the branch is demoted, and the branch bias table entry is cleared. Demotion
upon two consecutive mispredictions was established to avoid the final iteration
of a loop from demoting an otherwise strongly biased branch. Likewise, if the
branch bias count falls below the threshold (the result of an alternating series of
taken/non-taken results) the branch is demoted.
Patel et al note that in addition to reducing the volume of branches required
to be output by the predictor, it could be possible to implement a single
aggressive combining predictor (versus a less accurate multiple branch predictor)
in an eight-wide machine. This is because the overwhelming number of trace
lines would simplyhave only a single branch needing a dynamic prediction.
The idea of trace packing involves filling a trace cache line irrespective of fetch
block boundaries. Hence if a block is larger than the space available in the
pending cache line of the fill unit, the fetch block will be split. After filling the
pending line, the remaining instmction will start a new line in the fill unit. For a
dynamic sequence of instmctions, this method implies there could exist many
segments that contain redundant trace information. For example, consider a
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sequence of three basic blocks (A B, and Q that are encountered in a loop (i.e.
ABCABG..). The blocks are sized such that two whole blocks could fit in a
segment, yet all three would not. A scheme that treats blocks atomically would
produce three cache lines: AB, CA,BC If trace packing were used, the segments
would be split such that a much greater amount of trace cache storage would be
needed. In the above example, Patel et al showed that for block sizes of 8, 6 and
8 instructions for A, B and C respectively, eleven segments would be created.
This results in a loop that is dynamically unrolled: the maximum number of
instmctions will be fetched per cycle throughout the multiple iterations. Trace
packing increases the delivered fetch rate because a larger percentage of segments
utilize the maximum number of instruction slots. This comes at the cost of
redundant storage that increases the cache size requirement. It is stated in [15]
that branch promotion and trace packing are complementary techniques,
providing a 17% effective increase in fetch bandwidthwhen combined.
AllowingMultiple Path in the Trace Cache - Renaming the Fetch
Address
3.5 Fetch Address Renaming
The Rotenberg scheme allowed a single trace with a unique fetch address (index
value) to occupy the trace cache. Apre-existing trace with the same fetch address
as a new trace would be simply overwritten. This can lead to consistent trace
cache misses and thrashing of the trace cache if multiple paths with the same
suiting address occur frequendy in the dynamic execution of a program The
generic solution to this problem is to provide a hashing function that generates
trace cache indices, or Trace IDs, based on various inputs. The path-based
prediction scheme makes use of fetch address renaming. The renamed trace ID
consists of the fetch address concatenated with the branch flags. The mechanism
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that generates the renamed trace IDs for this scheme also serves as the prediction
mechanism (Figure 3.4). This allows the trace cache to remain a direct mapped
structure while still providing the advantage of retaining multiple paths.
Improving the Trace Cache Hit Rate
3.6 PartialMatching and Inactive Issue
Friendly, Patel and Patt explored two techniques for improving the performance
of trace cache: PartialMatching and Inactive Issue [14]. Partial rmtehing, as
suggested in [10] can cause a match in the trace cache even if only the first few
branch predictions correspond. This requires target and fall through addresses
for each branch in the trace. Inactive issue presents a variation on partial
rnatehing by essentially implementing predication of traces. Instead of discarding
portions of a trace cache line that do not match the outcome of the multiple
branch prediction, the entire line is issued. The blocks that do not match the
prediction are referred to as inactive. Though these inactive instructions issue,
their results are not visible to instructions executing along the speculative path
determined by the multiple predictor. Inactive issue requires additional logic in
the issue/scheduling mechanism so in-flight instructions that are inactive are
differentiated from those that are along the primary path. If the outcomes of the
multiple branch predictions are correct, the inactive instmctions are discarded.
Though if the predictions prove incorrect, some of the correct path has already
been issued and possibly executed though the inactive blocks, and can be
promoted to active status.
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3.7 Trace Preconstruction
Trace preconstruction, discussed in [19], is a proposed technique to reduce
trace cache miss rates, and is somewhat analogous to instmction prefetehing.
The extinguishing factor between the two methods is that traces are not an
explicit part of the memory hierarchy (as are instmction blocks) and therefore
must be preconstructed versus prefetched from a lower level of the hierarchy. A
fundamental observation allows the preconstruction rrjechanism to be
incorporated into a design that utilizes trace cache: While instructions are being
provided via the trace cache, the slowpath of the fetch unit is idle. The resources
that constitute this slow path are the traditional branch predictor, the instruction
cache and the trace constructor. The goal of the preconstruction algorithm is to
build probable traces prior to the point where they are utilized. Determining
these traces is achieved by identifying regions of code that will be encountered
later in the course of normal execution. There are two possible types of regon
startpoints. The first is an instruction following a subroutine branch (jump-and-
link.) This represents code that will be executed subsequent to the subroutine
return. The second type of region start point is an instruction following a
backward branch. A sequence of static code before a backwards branch
represents a loop. After the closing branch is evaluated not-taken (following the
final iteration), flowwill continue at the next instruction.
When encountered, the region start points are pushed onto a startpoint stack.
If a start point is identified, but matches the entry at the top of the stack, the
duplicate is not pushed. A duplicate of this nature would indicate a loop
encountering the closing branch over multiple iterations. The top entry of the
stack is popped when the preconstructor is ready to begin working on a new
region. This preconstruction effort involves a breadth first traversal of all
possible paths, resulting in a set of possible traces. The region start point is used
as the first entry in a worklist of trace start points. These trace start points differ
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from region start points in that they identify where traces within the region may
begin. Figure 3.7 shows a directed graph representation of static code and the
resulting preconstruction regions and traces.
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Figure 3.7: Static Code and Corresponding Preconstruction
Graph [19]
After block a, a subroutine branch is encountered The address following this
JAL is pushed onto the start point stack. Assuming that the slow path hardware
resources are available, the preconstructor generates a set of traces for the region.
These traces might be <h,if> and <h,i,i> (assuming a non-packing fill unit). The
two corresponding trace start points recorded in the worklist are the starting
address of block i, and the address following block/ To reduce the potential
number of paths widiin a region, highly biased branches are followed through
their dominant direction only. Jacobson and Smith note that a trace construction
scheme that utilizing pure trace packing is likely to defeat trace preconstruction,
as it would be unlikely that the actual trace path would align with the region start
points. A heuristic of allowing an even multiple of instructions past a block
terminating branch (a variation of cost-regulated trace packing) is proposed.
Preconstruction for a region will terminate under one of three conditions. If
the processor catches up (Le. execution reaches the region of code) then the
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preconstructor moves onto the next region identified in the start point stack
Each preconstruction region is allocated limited resources; if these resources are
consumed, no further preconstructed traces for that region are generated. The
preconstruction effort is also bounded by indirect jumps (subroutine returns), as
the target is unknown in the static context.
The implementation of trace preconstruction utilizes buffers to avoid
pollution of the trace cache. When the trace cache is accessed, the trace
preconstruction buffers are accessed in parallel If the particular index into the
trace cache misses, though the entry is found in the preconstruction buffer, then
that trace is moved into the trace cache. Similarly, the trace cache is referenced
before inserting a preconstructed trace in the buffer. If the trace exists, then the
redundancy of inserting into the preconstruction buffer is avoided. If the
preconstruction buffers are organized in a set associative fashion, the replacement
policy is governed by the region from which the traces were constructed. When
execution catches up to a preconstructed region, it is termed the actiie region. No
traces in the buffers are replaced if they are from the active region. The
preconstruction buffer replacement policy then gives precedence to traces from
newer regions. A small separate buffer records the most recent regions from
which traces were preconstructed. If one of the same regions is again identified
in the start point stack, it is skipped to avoid redundant processing.
Two hardware implementation optimizations are suggested in [19]. One is
the use of a small prefetch cache. Since instmctions within a region are used in
multiple preconstructed trace segments, it is advantageous to have a small (256
instruction) cache to avoid the latency associated with accessing the instruction
redundantly. Allowing this prefetch cache to be fully associative, and not
allowing replacment once a cache has been assigned a segment effectively
contains the preconstruction effort for a region by halting once the prefetch
cache has been filled. After the prefetch cache is full, the cache is invalidated,
and preconstruction starts with a new start point off the stack. The second
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optimization involves incorporating multiple parallel trace preconstructors, each
one able to work from a different trace start point, be it from a single or from
multiple regions.
Jacobson and Smith report performance of the trace preconstruction
mechanism in terms of total size of traces. This includes both the trace cache and
trace preconstruction buffers. For many programs, there is a distinct tradeoff
between allocating the available space resources between the two entities. As a
possibility for further investigation, dynamic portioning of the trace
cache/preconstruction buffer is suggested. The most significant advantage to
preconstruction is when paired with pre-processing enhancements, such as those
discussed in [16] or in the next section.
To conclude this section, a unique approach to modeling trace cache
enhanced systems is mentioned. This extended pipeline model [19] considers a
processor from the perspective of three independent pipelines: The instruction
pre-processing, fetch/decode, and execution pipelines. The entity that decouples
the pre-processing from the fetch/decode portion is the trace cache, much like
shelving decouples issue from dispatch and execute.
Pre-processing
Trace
Cache Fetch/Decode Execute
Figure 3.8: Extended Pipeline Model
ImprovingStorage andResourceEfficiency
3.8 Block Cache
The schemes of the last few sections proposed enhancement to a design based on
a
"traditional"
trace cache. Black et al suggest a design that involves separating
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the trace cache entity into a Trace Table and Block Cache [17]. A diagram
representation of this scheme, compared with a traditional trace cache, is shown
in Figure 3.9. The Block Cache, replicated w times, stores basic blocks at unique
locations. A re-named identifier indexes each block in the replicated table. This
method is similar to the one used in the correkting and secondary tables of the
path based prediction scheme of [13] (versus the by-address indexing scheme
used in [10].) The trace table is similar in purpose to the traditional trace cache
entity, but instead of storing traces expliciuy, the trace table stores a sequence of
block cache indices, along with some additional information. A trace table read
proceeds as follows: First, the block ID and branch history are hashed to form
the predicted next trace ID. The trace ID serves as an index into the trace table.
The block IDs from the trace table entry are retrieved from the block cache.
Because the individual blocks are stored without respect to any trace order, they
must be aligned when retrieved to form the group of instructions send to the
decode unit This instruction collapse is directed by a set of steering bits included
with each Block ID within a trace table entry. This step adds some additional
overhead to the critical path of the fetch stage (handled in the traditional trace
cache by the fill unit) Black et al. state that the collapse/alignment step may be
efficiendy implemented in hardware and its addition would not add appreciable
latency.
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Figure 3.9: Conventional versus Blocked-Based Trace Cache [17]
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When instructions retire, they are captured in order by the fill buffer. When a
conditional branch is encountered or the physical block size limit is reached, the
block fetch address (the address of the first instruction in the buffer) is compared
to the entries of the rename table. If an entry already exists, then the fill buffer is
simply flushed. Otherwise, the block fetch address is inserted into the set-
associative, tag-checked rename table (LRU replacement pohcy) and the block is
wntten to the location in the block cache referenced by the assigned Block ID.
The newly allocated block can already exist in traces in the trace table. If one of
these traces is issued as a next-trace prediction, the block re-identified with the
Block ID will be erroneously issued. This case is handled as a misprediction.
Traces are formed via the unit, recording the sequence of Block IDs, and are
subsequendy inserted into the trace table.
The motivation behind implementing the Block Cache is to avoid redundant
storage of basic blocks in multiple traces. With ideal branch prediction, it is
claimed that a IK block cache achieves the same performance of a 32K
traditional trace cache. The next section suggests another optimization geared at
eliniinating storage redundancy between the I-cache and trace cache.
3.9 CostRegulated Trace Packing
A modified trace packing scheme adds a fill unit constraint: If the number of
unused instruction slots is greater than or equal to half the size of next block to
be written to the fill buffer, or, the last branch in the fill buffer has a backwards
displacement of 32 or fewer instructions, trace packing is used. Termed cost-
regulated trace packing, this allows space at the ends of segments that would
otherwise be un-utilized to be filled. Small loops benefits from this dynamic
unrolling. At the same time, space is conserved and trace alignment is improved
(compared to full trace packing) [15].
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3.10 Selective Trace Storage
Ramirez et al propose a scheme to avoid redundancybetween the instruction
and trace cache through selective trace storage (SIS) [18]. Combined with a
compiler optimization called software trace cache, they show that a 128 KB trace
cache can be reduced to 2 KB and retain performance while lowering
implementation cost. The redundancy targeted in this scheme is sequences of
fetch blocks that exist contiguouslynot only in the trace cache, but also statically
in the instruction cache.
Fetching multiple contiguous blocks from instruction cache in a single cycle
has been shown to be fairly straightforward (Reusion One of the fetch unit
Chapter 2, Section 5). When fetching a set of instmctions whose branches are all
predicted non-taken, no efficiency is gained by accessing the trace cache over the
instmction cache. Such a trace (with no taken branches) is referred to as a blue
trace, fomirez et aL state that blue traces account for over 70% of program layout
for floating point and 40% for integer applications (16 instruction fetch width).
Software trace cache can increases the percentage for integer applications to 50 to
88%. Storing blue traces in the trace cache is allocating duplicate segments,
possibly exacting a segment which contains predicted taken branches. Adding logic
to the fill unit can recognize blue traces and simply ignore them when writing to
the trace cache, alleviating the load on the trace cache substantially. Red traces
(those constructed by the fill unit containing predicted taken branches) are stored
in the trace cache as before.
3.11 Fill UnitOptimizations
Four optimization mechanisms are proposed by Friendly et al in [16] that can be
incorporated with the fill unit of the trace cache. These constitute the first of the
instmction pre-processing techniques that are examined. Placing extra logic in
the fill unit does not hinder the fetch efficiency, as it is outside the critical path of
47
the fetch mechanism. Also, it is shown that the fill unit latencyhas little effect on
performance, negligibly impacting the measure of fetch instructions per cycle
when varied from 1 to 10 cycles.
The first fill unit optimization is to flag register-to-registermove operations. This
allows the register renaming mechanism to simply map the destination
architectural register to the physical registerwhich contains the data of the source.
The advantage is that no resources (i.e. functional units) are occupied by the
instruction. This is accomplished in an architecture that implements a reorder
buffer. An entry for the move instruction is added to the tail of the reorder
buffer. If the source operand (architectural) of the move operation is identified
as
"busy" (Le. a previous instruction is waiting to commit its result) then a
physical register with that result has been allocated. The value field of the reorder
buffer entry will point to this physical register, or if the source was identified as
not "busy", the physical register identified by the architectural state will be used.
The illustration in Figure 3.10 is based upon the code sample:
1) ADDI R1,R31,#3 0
2) ADDI R2,R31,#44
3) ADDI R1,R1,#5
4) ADD R2,R1,R31
The final instmction implements a register-to-register move by adding zero to the
source RI and storing the result in R2. The first two instmctions are committed
by the time the third instruction is fetched. Since no in-flight dependencies exist,
the third instruction can be assigned a ROB entry (entry 1), issued and dispatched
immediately. The fourth instmction, tagged as a register-to-register move in the
trace cache, is not issued in the usual fashion. It is neither placed in a reservation
station, nor handled by a functional unit. Instead it is allocated a reorder buffer
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entry (entry 2), and points to the physical register allocated for the result of the
third instruction (Figure 3.10a).
Physical
RegislEis
Physical
Registers
Figure 3.10: Register-to-registermove optimization
The state of the system after instructions 3 and 4 are committed is shown in
Figure 3.10b and 3.10c respectively. Dotted entries or physical register represent
thosewhich have been released to the available resource pool.
The second fill unit optimization is similar to a common compiler optimization.
Called reassociation, it involves a series of immediate instructions such as:
ADDI R2,R1,#4
ADDI R3,R2,#4
and substitutes ADDI R3, RI, #8 for the second instruction. This eliminates the
data dependency between the two instructions. The advantage of this fill unit
optimization over the compiler is that reassociation over block boundaries can be
performed.
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The third optimization presented is similar to reassociation in that it removes data
dependencies between a pair of instructions. By adding the ability to perform
scaled adds to the functional unit (i.e. slladd z , y, x, i, described in RTL as
z <r- (x << i) + y) the second instruction of the sequence
SLLI R2,R1,#1
ADDI R3,R2,R4
can be replaced with slladd R3 , R4 , ri , #4 . Friendly et al state that the
additional logic required for a scaled add instructionwould be minimal andwould
not be a contributing factor to the critical path of the functional unit. As a
conservative measure, the shift amount is limited to three.
In a superscalar processor, it is likely that the execution pipes will be clustered.
This implies that the result of an instruction will be available to dependent
instructions within the cluster the cycle immediately following execution
Because of implementation constraints, the result is not available globally until a
certain delay. The fill unit can alleviate this cross cluster delay penalty by
indicating the functional unit cluster to which the instructions should be issued.
In addition to the single bit used for register-to-register move flag, four bits are
required for each instruction within a segment to convey the order/EU steering
information.
3.12 AnAlternate Approach to Filling the Trace Cache
Prior to the initial Rotenberg paper on trace cache, a US patent was filed for a
DynamicFlowInstruction CacheMemory Organizedaround Trace Segments Independent of
VirtualAddress Line [20]. Described is a mechanism that closely approximates
the trace cache concept (published a year later). One interesting aspect of this
pioneering design is the fill unit policy. The Rotenberg scheme entails flushing
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the fill buffer to the trace cache once the maximum number of instmctions ()
ot basic blocks (m) has been reached. The next instruction to retire will be
added to the empty fill buffer as the first instruction of a future trace. The fill
method described in [20] differs by committing a trace line when n or m has
been reached, then discarding the frontmost (oldest) basic block from the fill
buffer and shifting the remaining instructions to free room for newly retired
instructions. If effect, every new basic block encountered in the dynamic
instruction stream causes a new trace to be added to the cache. This fill
mechanism can be implemented as a circular buffer. Figure 3.11 provides a
visual comparison between the Rotenberg et al approach and the method
derived from [20,21].
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Figure 3.1 1: Rotenberg Fill versus the Fill Policy of [20]
3.13 Additional Related Research
To conclude the discussion of background theory, this section briefly identifies
other areas that are closely related or derived from trace cache research.
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Two mechanisms to Determine the next trace were mentioned in this chapter:
Multiple branch prediction using an extended GAg predictor (MGAg), and path-
based prediction. Several other prediction schemes, especially of the explicit
multiple branch variety have been proposed. A two level scheme that utilizes m
sets of two-bit counters for each PHT entry is mentioned in [22] and [23]. A
variation involves storing
2m
sets of two-bit counters arranged in a tree structure
(similar to that of a BAC entry) [22]. These provide straightforward extensions
that can be applied to a per-address scheme such as PAg, or the aggressive gshare
single branch predictor. The drawback (especially for the 2m version) is poor
scalabilitywith increasing values of m
Rotenberg et al propose a novel architecture in [24]: The Trace Processor.
This architecture is organized around the trace cache and treats the trace as the
basic unit of processing. The complexity required to overcome ILP limitations in
superscalar processors is ekminated in the trace processor by "distributing
execution resources based on trace boundaries" and applying path-based
prediction. By incorporating multiple functional units (that are essentially basic
superscalar processors), traces are distributed as atomic units. Intra-trace
processing utilizes resources (registers, shelving and rename buffers, etc.) widiin a
functional unit, leaving only inter-trace resources to be allocated on a global scale.
Further discussion on trace processors is beyond the scope of this chapter, the
reader is encouraged to refer to [24] and [25] formore detail.
The concept of trace cache has brought the realm of instruction
optimizations to the dynamic, hardware-based level. The Instmction Path
Coprocessor (I-OOP) is a unit that optimizes blocks of instructions according to
its own programmed behavior. The I-COP has its own instmction set, allowing it
to be extremelyversatile and extensible as a dynamic instruction preprocessor. In
addition to being able to perform trace optimizations (such as those discussed in
Section 3.5), the I-GOP can direct data prefetch for the I-Cache and
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preconstruction for the trace cache. Papers that present further background and
implementation specifics for the I-COP include [26] and [27].
Patel and Lumetta propose a framework (rePLAY) for dynamic program
optimization that closely resembles the structure of the trace cache. The notion a
frame is central to this framework, defined as a dynamic instruction stream with a
single entryand exit point. Under a usual set of assumptions, one would identify
a frame as synonymous to a basic block The distinction is made when utilizing
branch promotion. Strongly biased branches are replaced with an ASSERT
instmction. If anASSERT instruction "fires" during execution (Le. the promoted
branch is mispredicted) then the entire frame is canceled. Frames can span
multiple lines in the frame cache, providing the opportunity to optimize sequences
of instmctions that far exceed the cache segment size of 16 instmctions. After a
frame is assembled, an entire host of optimizations can be performed irrespective
to the boundaries formed by the ASSERT statements. It is claimed in [28] that a
specific sequence of 136 instructions was reduced to 41 after the frame was
processed by the optimization engine. The techniques incorporated in the
optiriiization engine draw from classical compiler optimizations, extended basic
block optimizations and software-based dynamic optimizations, all of which are
referenced in [28].
3.14 Trace Cache Implementation: The Pentium 4
To date, the only hardware implementation to utilize a trace cache is the Intel
Pentium 4 (Willamette) processor. Information published concerning the utilized
scheme is limited, though some broad details have been made available [29]. The
trace cache of the Pentium 4 replaces the level one I-Cache completely (versus
co-existing, as is assumed in most research). The scope of how the trace cache is
used in the context of the larger microarchitecture is also interesting. Standard
approaches in modem machines executing the X86 instmction set have been to
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convert the cumbersome QSC instmctions to an internal RISC equivalent (Intel
terms these uops). Since the overhead of the QSC->RISC translation is costly,
the trace cache stores the decoded uops instead of the X86 instructions. A single
trace cache line can accommodate 6 uops, with a total cache size of 12,000 uops.
The branch prediction hardware includes a 4096 entryBTB, a 16 entryRAS and a
"highly advanced"prediction unit that is not elaborated further. A separate
microcode ROM allows X86 instructions with a complex uop decoding to be
represented in the trace cache with a single "placeholder" op. When one of these
placeholder ops is encountered, it is used to index the microcode ROM to
retrieve the corresponding sequence of uops to be passed down the pipeline.
Intel's motivation to utilizing trace cache seems to be twofold: First the trace
cache provides an efficient mechanism for fetehing across basic blocks, as has
been thoroughly discussed. Secondly, the trace cache is a suitable structure for
storing decoded uops in the context of a decoded instruction stream This
second aspect may even overshadow the first, as the overhead ofX86 translation
is extensive. Being able to fetch instmctions
"behind"
these decoders whenever
possible is akin to the performance benefits of avoiding mispredictions.
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Chapter 4
Simulator Extension Design
A largeportion of researchfor this thesis wis peifcnmdtiajurKtiond simulation This section
describes theprocessor simulator usedas a startingpomt, andhowthe trace cache extension wis
tncorporated Object-oriented C++ wis used to implement the extension for reasons cf
flexibilityandextensibility The three leid dass design (Creational, Component andHdper) is
explained in doe context ofthe Uni/brm Trace CacheModi.
4.1 Existing Superscalar Simulator
Any proposed microarchitectural improvement is first verified through
simulation. As part of the research for this thesis, several trace cache schemes
were tested using a custom-designed extension to an existing simulator. The
functional simulator used as a starting point was simoutorder, which models a
superscalar, out-of-order issue pipelined CPU. The pipeline is broken into 6
stages: Fetch, Dispatch, Issue, Execute, Writeback, and Commit. The fetch stage
retrieves instmction and adds them to the instruction fetch queue (IFQ).
Multiple instructions are fetched each cycle until one of three conditions becomes
true: 1) the maximum number of instmctions per fetch cycle has been reached,
2) the IFQ is full, or 3) a hit in the BTB occurs. The dispatch stage removes
instmctions sequentially from the IFQ, decodes the instmction and allocates a
new entry in the RUU. After all dependencies for an RUU entry have been
resolved, the instmction moves to a functional unit for execution. After
executing, the instruction is marked complete and the result is broadcast through
the RUU to update the state of any dependent instmction. In the commit stage,
the simulator traverses the RUU in reorder buffer fashion. Starting at the head,
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any instmction marked complete is retired and the associated RUU entry is
deallocated. This traversal continues until an instmction is encountered whose
result is still pending. A diagram the simoutorderpipeline is shown in Figure 4. 1.
Figure 4.1: SimaaotderVipe]m[32]
The six pipeline stages are each implemented in code as seperate functions. The
main loop of the simulator (sim-main) is structured as follows:
ruu_init ()
for (;;) {
ruu_commit () ;
ruu_writeback ( ) ;
lsq_refresh( ) ;
ruu_issue () ;
ruu_dispatch() ;
ruu_fetch ( ) ;
}
Calling the functions associated with each stage in a reverse order allows for
proper synchronization between stages, modeling the data availabilityof a system
that latches the output from each stage on a periodic clock edge. The simulator
was written using procedural C in a manner that utilizes a multitude of file-scope
variables. The next section provides motivation for implementing the trace cache
simulator extension in object oriented C++; an approach that sharply contrasts
with the design of simoutorder itself.
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4.2 Motivation forUtilizing anObjectOriented Extension
The primary goals associated with the design of the trace cache extension were
flexibility and extensibility. More than one trace cache scheme was examined,
therefore the extension needed to accommodate various data structures and
organizations. Similarly, the simulator extension needed to be able to easily allow
new schemes to implemented and tested, preferably without modifying code
outside the defined framework These goals of extensibility and flexibility were
achieved by establishing interfaces. From one aspect, the trace cache presents a
set of virtual classes from which an individual looking to implement a new
scheme would simply inherit. The extension also presents an interface to the
sirn_outorder simulator by abstracting trace cache operations (lookup, update, etc.)
via virtual base class methods. These methods are called from a select fewpoints
in the simoutorder code, establishing a solid separation of datapath and trace cache
logic.
Implementing the simulator extension in C++ provided the means to fulfill the
above goals in an object-oriented design. Several object-oriented principles such
as encapsulation and polymorphism were heavily utilized. The simulator
extension also made use of creational and relational design patterns. Not onlydid
this approach provide extensibility and flexibility within this project, but
established a platform for further expansion that should be intuitive for any
individual with a background inOO software design.
4.3 Modifications to sim-outorder Source
A conscious effort to introduce as fewmodifications of the simoutorder source file
was made. Most of the code related to the extension is resident with the
framework of the object-oriented design. The few modifications to the sim
outorder source code (renamed simte) are limited as follows:
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Addition of trace cache related options and statistics using the
SimpleScalar options/statistics databases (see [33] for more details).
Top-level initializations of the multiple branch predictor, core fetch unit,
and trace cache related components.
Modified fetch stage (mu_fetch) that incorporates trace cache lookups
(tc->fetchTraceSegment () ) and core fetch unit lookups
(fu->fetchInstructions ()). The CoreFetchUnit replaces the
existing fetch stage as it more accuratelymodels the Revision 1 design of
Section 2.5. Multiple branch prediction lookups (mpred->lookup ( ) ) are
performed prior to trace cache/core fetch unit accesses.
Addition of fields to fetch_rec and RUU_station structures.
Accommodates specific information, such as Predict ionTokens, that
must be "piggybacked" along with instmctions as they precede though
the pipeline.
Identification of instmctions that missed in the BTB such that the
multiple branch predictor can be updated appropriately (ruudispatch).
Call to mpred- >speculativeUpdate ( ) provided in dispatch stage.
Hook to tc->retireInstruction() and fu->retireInstruction in
the commit stage (ruucommit). Initiates all back-end operations (fill
unit, predictor updates, etc.).
Clean up on mis-speculation that deallocates memory associated with
"piggybacked" information for instructions that are canceled.
General deallocation of trace cache components upon sunulation
completion.
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4.3 High Level Design
The simulator extension was designed to accommodate trace cache schemes with
a fair amount of complexity in a modular fashion Using this approach, schemes
ranging from the simple Rotenberg Trace Cache (Section 3.2) to the more
complex Path-Based Next Trace scheme (Section 3.3) could be implemented
within the same uniform template. A block diagram of this model is illustrated in
Figure 4.2.
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Figure 4.2: Uniform Trace CacheModel
This Uniform Trace Cache Model served as the basis for the class structure in
C++, which can be divided into a three level design. The first level comprises the
interface to the modified sim-outorder source and classes associated with the
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creational pattern. The second encompasses the component classes, each roughly
corresponding to a block in the above diagram The diird set consists of helper
classes that include encapsulated data representations and exception classes. The
remainder of this section provides an overview of each of the three design levels.
4.4 Component Level Classes
The set of component classes that form the interface (virtual base classes) from
which scheme-specific implementations can be derived from consist of:
HistoryUnit
Renamer
TracelDSelector
TraceGenerator
FillUnit
Predictor
Collectively, these constitute the abstract component dosses. Using these interfaces,
the top-level TraceCache class directs the tasks of lookups and updates. The
polymorphic functions of the underlying concrete component dosses are called and
perform the scheme specific tasks related to that component. This process is
best illustrated by a code snippet from the lookup method of the TraceCache
class:
for ( RenamerVector: : iterator iter = ) ;
iter != ;
iter++ ) {
ren_in = (
fetch_jpred_PC, *iter ) ;
( *iter ) ->setCurrentTraceID( ren_in ) ;
}
trace_id = &( )
trace = & ( ( *trace_id ) ),-
For schemes such as those using Path-Based Prediction, more than one technique
can generate an index into the trace table. The design of the simulator extension
provides for this by allowing multiple Renamers. In the above code, the for
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loop polls each of these renamers with the appropriate input data provided by the
HistoryUnit. The TracelDSelector utilizes an Observer pattern [34] to
choose the appropriate ID to be forwarded on to the TraceGenerator. When
the TraceCache is constructed (described shortly) the renamers are registered
with the TracelDSelector. The selectTracelD method of the
TracelDSelector chooses the index value used to access the
TraceGenerator. Each of the component classes contain references to the
TCLogger class that acts as
"writer"
class for outputting the various configuration
and simulation result data. The UML descriptions for each of the abstract
components are illustrated in the following diagrams (Figures 4.3 and 4.4).
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4.5 Creational Level Classes
The abstract components define a set of methods that establish a uniform
interface for accessing the trace cache. The concrete classes derived from the
abstract components are aggregates of the TraceCache class. In addition to
being the top-level structure that provides an interface to the modified sim
outorder source file, TraceCache serves as the Client in an Abstract Factory
creational pattern [34]. This design pattern alleviates the TraceCache class from
requiring knowledge of the specific scheme being implemented. Anyscheme that
realizes the abstract components must also provide a concrete implementation of
the TraceCacheFactory and TraceCacheConnector. These classes hide the
logic that create and establish the interconnections between concrete instances of
the trace cache components. When an instance of the TraceCache class is
instantiated, the Factory and Connector are passed as arguments to the
62
constructor. Simply calling the create methods of the Factory followed by the
check and connect methods of the Connector return polymorphic references to
the concrete components. A UML description of the TraceCache and the
associated classes consisting of the abstract factory pattern is provided in Figure
4.3.
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4.5 HelperLevel Classes
The final level of the object-oriented design comprises helper classes. Serveral
data types that form the basis of a trace cache implementation are encapsulated in
class form, all of which derive from the common TraceCacheData interface.
These include instruction, Address, Trace and derivatives of
PredictionToken. These classes convey data between components and act as
primitives for storage structures within the concrete component implementations.
Classes such as Instuction provide usefull methods for classifying and identifying
the data (i.e. isDirectJump, or promoteBranch). Others simply assume a role
similar to the Momento pattern [34] by externalizing state information that is
carried down the pipeline (predict ionToken). Classes that are also included as
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helpers include exception classes (invalidOptionException,
InstructionNotAddedException, etc.) and basic Interfaces (outputable,
Printable). These help establish a strongly typed object-oriented design.
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Chapter 5
Implementation and Results
This section analyzes the results from simulations that examine mrious aspects of trace cache
organizations. A newfiU unit scheme, the Sliding WindowFillMechanism is presented This
method exploits trace continuity and identifies probable start regions to improve trace cache hit
rate. A 7% hit rate increase wis observed over doe Rotenbergfill mechanisrn Together ititb
Branch Promotion, trace cache hit rates experienceda 19% aierage increase along inith a 17%
awrage rise infetch bandwdth.
5.1 Simulation Strategy
A progressive sirnulation strategy was used for investigating trace cache as an
extension to wide-issue superscalar processors. Many of the individual
simulations build upon results and conclusions drawn from prior trials. To begin,
the benchmark set was run on the simoutorder simulator as exists in the
SimpleScalar distribution. This established baseline performance results to which
subsequent trials were compared. Specifically, all speedup metrics are expressed
as:
, IPC of Target Scheme
Speedup =
IPCof Base Simulator
The simoutorder parameters that were used in the simulation are given below in
Table 5.1. Parameters that are not listed (such as latencies and penalties) were
assigned default values by simoutorder. The sizes of the IFQ, RUU/LSQ, the
widths of the decode, issue and commit units, and number of EUs are generous.
These large values generally alleviate the problem of bottlenecks within portions
of the pipeline that are not directly related to fetch bandwidth. Also, the sim
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outorder default for the I-Cache line size was doubled to help in approximating
(albeit, not perfecdy) the behavior of an interleaved cache as described in
Revision 1 of Section 2.5.
Investigation of trace cache schemes was preceded by an examination of
multiple branch prediction performance. Variations of two different methods
were studied, as will be discussed later. Simulation of trace cache schemes
proceeded as follows:
Rotenberg Trace Cache [10]
" Trace Cache Associativity
Reassociation as an Instruction Pre-processing Technique [16]
Branch Promotion [15]
An Alternate FillMethod [20]
A new approach to the trace cache fill unit, the SlidingWindow Fill Mechanism,
is proposed and simulated. To conclude the simulations, a combination of
schemes that yielded favorable results was examined.
Simu'U Value
Decode/Issue/CommitWidths 16
IFQ Entries 128
RUU/LSQ Entries 512/256
IntegerALUs/Multiplication Units 16/4
FP ALUs/Multiplication Units 16/4
LI I-Cache
Size (lines) 1024
Line size 32
Associativity DirectMapped
Branch Predictor
PAT entries 1024
PATwidth (bits) 10
PHT entries 1024
BTB
Entries 512
Associativity 4-way
RAS depth 8
Table 5.1: Base simoutorderparameters
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5.2 Benchmarks Used
The benchmarks chosen represent a variety of modern computational problems
while possessing the benefits of relatively compact sizes and short run-times.
The latter aspect was important to this study, as several trials were run to gain a
perspective on a variety of schemes and organizations. To do so within a
reasonable amount of time using available resources, it was desired that a
simulation run complete within the span of a few hours. Ten programs
constimted the benchmark set. Table 5.2 presents a description of the
benchmarks, the input sets, the respective type of computation that each is
characteristic of and the percentage of time that each took to complete on
average. This last statistic is indicative of the size of each program Appendix B
contains source code listings of the first five programs. The source for gzip is
freely available under the gnu license, and is included in larger integer benchmark
suites such as SPEQnt. The two JPEG programs and the input image were
taken from the MediaBench suite [30]. The benchmark performing the Fast
Fourier Transform was taken from a suite (LvliBench) designed to benchmark
embedded-type applications [31]. Appendix C provides further details on the
input sets and parameters used.
Before continuing on to present and analyze various result related to trace
cache, this section concludes with a basic statistic for each of the benchmarks.
Table 5.3 presents the average basic block size for each program, as measured
using the unmodified simoutorder simulator.
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Benchmark:
'.Name
". ' Description
Input
2 ' Set
Computation Ikun-time,
Fraction
roots
Finds root of a nonlinear equation
via Bisection, Secant and Newton's
methods.
internal
Scientific
Kernel
1.1%
solve
Computes the root approximation
for a polynomial function using the
bisection method.
solve.in
Scientific
Kernel
0.8%
integ
Finds the approximate value for the
definite integral of f(x) using
Simpson's rule and the Trapezoidal
rule.
integ.in Scientific
Kernel
1.0%
lag
Lagrange interpolation of a set of
data points, and returns the value of
function at x.
lag.in Scientific
Kernel
0.3%
matrix Matrix multiplication mdl/md2
Scientific
Kernel
0.6%
gzip
File compression using Lempel-Ziv
coding
Thesis
Proposal.doc
Integer 26.8%
djpeg JPEG image decompression testimg.jpg Multimedia 17.6%
cjpeg JPEG image compression testimg.ppm Multimedia 24.4%
fft
Performs Fast Fourier Transform
on n random sinusoids samplingm
times.
n=4, m=128
Embedded/
DSP
10.1%
inv fft Performs the inverse FFT n=4, m=128
Embedded/
DSP
17.3%
Table 5.2: Benchmark Set Utilized
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Benchmark Ayetage Basic B|ock Size i
roots 7.12
solve 6.83
integ 5.00
lag 5.66
matrix 5.05
gzip 5.79
djpeg 19.65
cjpeg 11.50
fft 6.19
inv fft 6.24
Table 5.3: Average Basic Block Sizes
5.3 Multiple Branch Predictors
As discussed previously, a trace cache that is based on conventional branch
prediction (versus next-trace prediction; see Section 3.3) requires a predictor that
can supply up to m branch predictions per cycle. Multiple branch predictors are
often extensions of established single branch prediction schemes. This is true for
the two varieties that are examined in this thesis: the MGAg and MPAg
predictors. The MGAg predictor is an extension of the GAg global predictor
that accesses the pattern history table in an iterative fashion to generate m
predictions (Section 2.5). The MPAg predictor is a straightforward derivative of
the PAg per-address scheme, where mpattern histories are stored per PHT entry
(Section 3.13). Both schemes were implemented using non-speculative updates
and pattern history tables (PHT) of 1024 entries. The MGAg scheme utilized a
10-bit wide global history register, while theMPAg scheme used a 1024 entryper-
address table (PAT) with 10-bit wide entries.
In a design, the branch predictor needs to be considered with regard to the
rest of the architecture. Bandwidth, update policy, table sizes and entry widths
constitute a few of these considerations, though one important issue made itself
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apparent while forming the simulator extension. This issue entails how direct
jumps are handled in the context of the branch predictor. The two options that
exist are to include direct jumps as part of the prediction history, or to exclude
them. The decision relies on two aspects of the fetch subsystem, one involving
the core fetch mechanism, the other regarding the trace cache. Discussion of the
core fetch unit aspect will be covered first.
For direct jumps to be excluded from the predictor history, they must be
explicidy recognized during instmction fetch. To achieve this jump detection, use
of pre-decode bits is needed, or a "jump
bit" for each BTB entry is required.
This allows the next fetch address to be set to the corresponding BTB target so
that instruction fetch continues from this point the following cycle (since there is
no doubt that an unconditional direct jump will always be taken, and will always
have the same target address). Inclusion of the jump instmction in the predictor
history is not required, as the predictor is not consulted when a direct jump is
identified.
In the case where direct jumps are not explicidy recognized by the core fetch
unit, the predictor must include jumps in its history. A BTB lookup will convey
the fact that the instruction is a control transfer operation that has evaluated
taken in the past, but not the type of control operation (conditional branch or
direct jump). Therefore the branch direction returned by the predictor is simply
associated with the instmction. This implies that direct branches can be
mispredicted (assigned a not-taken direction). Over the course of execution, the
direct jump will establish a strongly taken behavior that should be reflected in the
pattern history. Unfortunately interference, or aliasing, within the predictor
could defeat this expected behavior.
The second aspect to deciding whether direct jumps are included in predictor
history is how the trace cache is implemented - with or without branch
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promotion. For the standard Rotenberg scheme, direct jumps are treated as
conditional branch instructions and are included as part of the branch mask and
branch flag fields within a trace. When the trace cache is accessed during
instruction fetch, both the fetch address and the predictor results are utilized in
determining a hit or miss. Specifically, the multiple branch prediction is
compared with the branch flags (which indicate direct jumps as well as
conditional branches). Therefore the predictormust include jumps as part of the
branch history for this reason. If branch promotion is utilized, direct jump
instmctions can always be considered strongly taken and can automatically
(without consulting the branch bias table) be promoted. This alleviates the
predictor from storing direct jumps.
To summarize the above, the multiple branch predictor stores history
information for direct jumps if: 1) pre-decode bits (or the equivalent) are utilized
to identify direct jumps explicitly, and 2) the trace cache utilizes branch
promotion. In a machine that does not make use of trace cache, only the first
requirement needs to be satisfied.
With the above discussion in mind, four predictor configurations were evaluated:
MGAg including direct jumps, MGAg excluding direct jumps, MPAg deluding
direct jumps andMPAg excluding direct jumps. The predictors were assessed in
the context of the Revision 1 core fetch unit of Section 2.5. The parameters for
PAT and PHT sizes are listed in Table 5.1. These simulations do not incorporate
trace cache, but rather establish the best multiple branch prediction scheme that
will be coupled with the trace cache in later trials. Figure 5.1 shows predictor
accuracy (percentage of correctly predicted branches) for each of the
configurations.
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Accuracy Percentages for MGAg and MPAg Multiple Branch Prediction Schemes
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Figure 5.1: Multiple Branch PredictorAccuracy
From this graph it is evident that the MPAg scheme generally outperforms the
MGAg predictor. These results are consistent with a similar trend seen for the
single branch predictor counterparts. For subsequent simulations, the
appropriate MPAg corifiguration (including or excluding direct jumps) will be
used. As a final note concerning theMGAg Predictor: It maynot excel from an
accuracy standpoint, though the MGAg Predictor's utilization of resources is
superior to the MPAg version, as the table size requirements are constant as
prediction bandwidth increases. This provides a scalable alternative for larger
values of rathatmay be desirable in implementations that are space constrained.
To conclude this section concerning multiple branch prediction, two graphs are
presented that demonstrate an observable trend as the maximum bandwidth
value m increases. First, fetch bandwidth improves, as the set of instmctions
fetched can span increasing numbers of multiple basic blocks. At the same time,
prediction accuracy decreases, as
"deeper" branch levels are inherently less
accurate since they are dependent on the accuracy of the preceding branch.
These opposing trends are shown in Figure 5.2 and 5.3. One can expect these
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trends to be more pronounced with the introduction of trace cache, as instruction
fetch over multiple basic blocks is no longer constrained to not-taken branches
(as is the case with the Revision 1 core fetch unit.)
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5.4 Rotenberg Trace Cache
With the multiple branch prediction scheme established, simulation proceeded
with an investigation of the basic Rotenberg et al trace cache as proposed in [10]
and described in Section 3.2. The trace cache was sized to be roughlyequivalent
to that of the LI I-Cache when using a trace segment length of 16 instmctions.
Three configurations were examined by varying the values of n (rnaximum
number of instructions per trace) and m (maximum number of
branches/predictor bandwidth). Values for each are as follows:
= 16, m = 3
n = 20,m = 3
n = 20,m = 4
These configurations will hereafter be identified as 16/3, 20/3 and 20/4
respectively. For the later two, the decode, issue and retire widths of the pipeline
were increased to 32 to accommodate the larger maximum value of n. Several
aspects of the trace cache were drawn from the simulations, the first being the
average length of segments added (Figure 5.4).
Average Trace Cache Segment Length Coresponding to Parameters n and m
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Figure 5.4: Average Trace Cache Segment Length
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From the above, we can see that the trace cache is capable of supplying well over
10 instmctions per cycle. Figure 5.5 shows the change in the average fetch
bandwidth experienced when combining the trace cache with the core fetch unit.
Fetch Bandwidth Change Coresponding to Parameters n and m
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Figure 5.5: Fetch Bandwidth after Incorporating Trace Cache
In general, fetch bandwidth increases with greater segment lengths, though
decreases when the prediction bandwidth is changed from three to four branches
per cycle. Exarnihing the trace cache hit rate (Figure 5.6) can provide insight into
this fetch rate decrease. For a trace cache hit to occur in the Rotenberg scheme,
the current fetch address (PQ must match the first instruction (trace ID) of the
indexed segment and the branch flags must match the generated prediction.
Without storing individual trace target and fall-though addresses for each basic
blockwithin a trace, partialmatching cannot be implemented; an "all or
nothing"
situation exists for trace cache hits. When the maximum number of branch
instructions able to be included in a trace segment increases, the likelihood of a
full match between the branch flags and generated prediction decreases. The
result of a reduced trace cache hit rate is that the core fetch mechanism supplies a
higher percentage of total instmctions at an inherently lower bandwidth.
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Trace Cache Hit Rate Coresponding to Parameters n and m
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Figure 5.6: Trace Cache Hit Rate
Figure 5.7 shows a speedup comparison (over the base simoutorder IPQ of the
three configurations tested.
Speedup Coresponding to Parameters n and m
SCore Fetch Unit
n=16, m=3
On=20, m=3
On=20, m=4
roots solve integ lag matrix gzip djpeg cjpeg fft invfft
Figure 5.7: Trace Cache Speedup
As expected from the fetch bandwidth results, 20/3 provides the best overall
performance in most instances, though requires a 25% increase in trace cache size
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over 16/3. To further elaborate on Figure 5.7, it is helpful to look at some
statistics involving the trace- tenninating condition Three conditions have the
potential to finalize a trace in the fill buffer and force a newsegment to be written
to the trace cache:
The maximumnumber of instructions has been reached (n-constrained)
The maximum number of branches has been reached (rnconstrained)
An indirect jump has been encountered
Figure 5.8 shows the distribution of these three conditions for each of the
benchmarks.
Profile ofTrace Terminating Conditions
Dindirect jump
max n reached
dmaxm reached
roots solve integ lag matrix gzip djpeg cjpeg fit invjft
Figure 5.8: Distribution ofTrace-Terminating Conditions
Comparing Figure 5.8 with Figure 5.7 shows that programs that exhibit a high
percentage of n-constrained traces (such as the two JPEG benchmarks) will
benefit from longer trace cache segments.
5.5 Trace Cache Associativity
The Rotenberg scheme implements a direct mapped trace cache. Aside from the
usual effects of aliasing, a drawback is that only one trace with a particular Trace
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ID can be stored at the same time. Consider a set of dynamic paths that can
consist of basic blocks A, B, Q D and E. Traces "ABC and "ADE" are both
frequently encountered during program execution and are equally valid. A
direcdy mapped trace cache would displace "ABC as soon as "ADE" was
finalized and moved from the fill buffer. The next occurrence of "ABC would
similarlydisplace "ADE". This trace thrashing can hinder the trace cache hit rate,
which will affect the fetch bandwidth. Bymaking the trace cache set associative,
multiple paths with the same Trace ID can be stored. This comes at the cost of
implementing a set-associative cache structure, which requires additional
selection, fill and replace logic, alongwith greater power consumption.
In the simulations, both a two-way and a four-way set associative trace cache
were simulated. The replacement policy used was least recendy used (LRU).
Figure 5.9 compares the change in hit rate among the different associativities.
Trace Cache Hit Rate vs. Associativity
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Figure 5.9: Hit Rate vs. Associativity
Trace cache utilization also tends to improve with increases in associativity
(Figure 5.10). Utilization is measured by the number of traces that remain invalid
at the conclusion of a simulation.
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Figure 5.10: Utilization vs. Associativity
The final speedup results using the set associative trace cache organizations is
shown in Figure 5.11.
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Figure 5.11: Speedup vs. Associativity
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QAssoc. = 4
inv fft
This graph presents speedup data that is not as conclusive as one would expect.
Results varied, as several prediction accuracies decreased along with the trace cache
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hit rate and fetch bandwidth increase. In general, it seems that trace cache can
benefit from multiple associativity. Though subsequent simulations will utilize
the basic direct mapped organization due to the mediocre speedup results of
Figure 5.11 coupled with the increased complexity of irnplementing a set-
associative structure in hardware.
5.6 Reassociation
As described in Section 3.11, reassocation [16] is one of the dynamic instruction
pre-processing techniques that can be incorporated in a processor that utilizes
trace cache. Since the fill unit is outside the critical path of the main pipeline,
adding logic to perform these optimizations has a negligible effect on
performance. At the same time, such optimizations have the potential to
improve both fetch and execution bandwidth.
Instructions that were considered for reassociation in the simulation included
ADDI and ADDUI operations that followed each other sequentially (see code
example of Section 3.11) or were separated by a direct jump or conditional
branch. It was found that the number of occurrences of reassociable instructions
within the dynamic instruction stream was rriinimal. Table 5.4 shows both the
number of instmctions encountered by the fill unit that were reassociated, as well
as the number of reassociated instructions fetched from the trace cache. For all
benchmarks, the effect of incorporating reassociation was barely, if at all,
reflected in the IPC Therefore, future simulations did not incorporate the pre
processing technique, as the fill unit overhead does not justify the insignificant
performance gains.
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Benchmark JNfumbet of Instruction '<
Reas^oicated
'Number ofReassociated
Instructions Fetched
roots 12 7
solve 30 15
integ 13 0
lag 9 0
matrix 0 0
gzip 2 1
djpeg 20 10
cjpeg 8 0
fft 513 155
inv fft 1025 5
Table 5.4: Reasssociation Statistics
5.7 Branch Promotion
The trace termiriating conditionmhas the potential to limit traces to a length that
falls short of the maximum number of instructions able to be accommodated by
a segment. This restricts the fetch bandwidth and results in trace cache storage
inefficiency. One technique that aims to alleviate this problem is branch
promotion [15]. Discussed in Section 3.4, branch promotion regards branches
with strong taken, or not-taken behaviors as statically predicted, leaving the
hardware predictor to only consider branches that exhibit reliance on dynamic
path history. The branch bias table (BBT) is the structure that records individual
bias counts (how many times a branch has been taken or
not-taken). Upon
reaching a bias threshold, a branch is promoted.
The first simulation set of this section is concerned with establishing an optimal
branch bias threshold The initial bias value was set at 8, and was increased by
powers of two for each trial, ending at 256. The next two figures (5.12, 5.13)
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shows the resultant fetch bandwidth and speedup (over the base simoutorder IPC!)
corresponding to each of the 6 branch bias thresholds.
Average Fetch 6 andwidth vs. Branch 6 ias Threshold
32 64
B ranch B ias Threshold
Figure 5.12: Average FetchBandwidth vs. Branch Bias
Threshold
Speedup vs. Branch Bias Threshold
2.00 T
32 64
Branch Bias Threshold
256
Figure 5.13: Speedup vs. Branch Bias Threshold
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As expected, fetch bandwidth increases with more aggressive branch promotion
(lower bias thresholds). Setting the bias threshold too low will cause frequent
promoted branch mispredictions. This will have the effect of "confusing" the
dynamic predictor, as branches are constantly being promoted and demoted, in
turn polluting the history tables. Examining Figure 5.13, one can observe that
threshold values between 16 and 64 tend to result in the best performance. A
branch bias threshold value of 32 was chosen for subsequent simulations.
The second set of simulations related to branch promotion investigates the
organization of the branch bias table. As described in [15], the branch bias table
is a separate stmcture in hardware that stores the bias count and the direction of
the previous branch outcome. This straightforward implementation of the BBT
will be referred to as a full branch bias table.
One will note that the BBT is similar to the BTB in that entries are indexed
via branch address and utilize tag checking to ensure a hit. This observation
introduces an alternate BBT organization: The Merged BTB/BBT. By
confining the BTB and BBT, hardware space can be conserved. This requires
that the merged BTB/BBT provide multiple accesses per cycle, as branch target
addresses must be retrieved in the fetch stage, branch bias entries must be
supplied to the fill unit, and both BTB and BBT information must be updated
when instmctions retire in the commit stage. The disadvantage to this
organization is that both taken and non-taken branches must be stored. The
traditional BTB stores only branches that have previously evaluated taken, as
storing not-taken targets is redundant. This is no longer is valid with the
introduction of the combined BTB/BBT structure, as any particular branch can
be strongly biased in either direction and requires a table entry.
The final variation on branch bias table organizations is the Cost-reduced
BBT. Similar to the merged BTB/BBT, both tables are implemented as one
hardware structure. The difference entails reintroduction of the stipulation that
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only taken branches are stored. This excludes branches that are strongly not-
taken from being promoted, as no branch bias information is recorded for not-
taken branches. This drawback is compensated by improved BTB performance,
whichmirror that provided by a stand-alone BTB.
Figure 5.14 shows the resultant speedups from each of the three branch bias
table organizations. As expected, the full BTB performs the best, as both tables
are implemented as separate stmctures. Between the merged BTB/BBT and
cost-reduced schemes, it seems that the later provides better performance since
BTB hit rates are not sacrificed via redundant storage of not-taken branches.
Branch Bias Table Organization Comparisons
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Figure 5.14: Speedup Comparison ofBBTOrganizations
With perspectives on branch bias threshold and bias table organization, we can
now compare the use of branch promotion with the results obtained in Section
5.4 for the Rotenberg trace cache. Figure 5.15 shows the substantial speedup
obtained using branch promotion with a full branch bias table and a branch bias
threshold value of 32. The first three benchmarks (roots, soke and integ) along with
the FFT related computations benefited the most from branch promotion,
yielding a maximum speedup of 79%. The average speedup among the ten
benchmarks used was 29%.
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Speedup Comparison
(Rotenberg Trace Cache vs. Trace Cache with Branch Promotion)
1Rotenberg TC
I Branch Promotion
roots solve integ lag matrix gzip djpeg cjpeg inv fft
Figure 5.15: Speedup using Branch Promotion
5.8 Alternate FillMechanism
The aim of the techniques presented in the next few sections is to improve trace
cache hit rates by rnoclifying the way traces are created and filled to the cache.
The first of these techniques is the Alternate Fill Scheme that is explained in
Section 3.12. This method is best described as a "tnmcate-and-shift" approach to
the fill unit. Instead of completely flushing the fill buffer after a new trace is
committed to the trace cache, the front-most basic block is eliminated, and the
trace is shifted. Newly retired instmctions are added to the end of the partially
filled buffer, and the Trace ID is set to that of the instmction following the
truncated block.
Figure 5.16 shows the change in trace cache hit rate experienced when the
alternate fill scheme is employed. These results are seemingly contrary to the
above stated goal: To improve the trace cache hit rate. A comparison of the
number of unique traces added (Figure 5.17) provides a partial explanation.
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Trace Cache Hit Rate forRotenberg and Alternate Fill Schemes
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Figure 5.16: Flit Rate forAlternate Fill Scheme
Number ofUnique Traces Added forRotenberg and Alternate Fill Schemes
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Figure 5.17: Unique Traces Added
Since a unique trace is added for virtually every basic block encountered, the
number of traces committed is almost double that of the Rotenberg approach.
Despite the reduced hit rate, the performance is largely equivalent to the scheme
evaluated in Section 5.4 (Figure 5.18).
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Speedup Comparison
(Rotenberg vs Alternate Fill Mechanisms)
]Rotenberg Fill
Alternate Fill
roots solve integ lag matrix gzip djpeg cjpeg fft inv_fft
Figure 5.18: Speedup Using Alternate Fill Scheme
5.9 Trace Continuity and Probable Entry Points
This section serves as a segue to the next by explaining two attributes of traces
segments and trace cache: Trace Continuity and Probable Entry Points. The
issue of trace continuity is best explained byway of example. Consider a set of
basic blocks (A, B, C, D and E) that constitute a dynamic path free of indirect
jumps. Each block is sized such that two blocks can occupy the fill buffer
without exceeding either the n or ^constraint. Three blocks will not fit in the
buffer though, as the number of instructions occupying the buffer will reach n
before the entire third block can be added. This will result in a finalized trace that
ends with a sequential instruction (opposed to a control instmction). If such a
trace begins with blockA, it will be followed by block B and the start of block C
(identified as "CI"). Similarly, if the remainder of block C appears independent
of CI, it will be identified as "C2". Figure 5.19 illustrates the fill process for both
the Rotenberg andAlternate fill schemes.
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Trace
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Block
A
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B
a) "Rotenberg et al" Fill Policy b) Alternate Fill Policy
Figure 5.19: Fill Unit Example
Table 5.5 lists the resulting traces generated for each scheme above.
Rotenberg Fill Policy Alternate Fill Policy
A-B-Cl A-B-Cl
C2-D-E1 B-C-Dl
CD-El
DE
Table 5.5: Resulting Example Traces
The issue of trace continuity becomes evidentwhen the PC returns to the start of
Block A. In either scheme, the trace A-B-Cl is fetched from the trace cache and
passed down the pipeline. The PC will then be set to the address of C2. The
Rotenberg scheme will generate another hit (C2-D-E1). The trace cache
implementing the alternate fill scheme will experience a miss, as it does not store
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traces beginning with instmctions that dynamically follow sequential instructions.
The Rotenberg method therefore provides better trace continuity. It should also
be clear that trace continuity is applicable onlywhen dealing with re-constrained
traces. If a trace is terminated byway of the ^constraint or indirect jump, the
Trace ID of the subsequent trace will start a basic block, which does not pose a
problem for either fill approach. Revisiting Table 5.16 and 5.18, we see that
benchmarks consisting of traces that are largely n-constrained (a/peg is a good
example; See Figure 5.8) are subject to decreased performance using the alternate
fill scheme. This is a result of poor trace continuity.
Despite its deficiency in maintaining trace continuity, the alternate fill scheme
does excel at generating traces at probablyentrypoints, or region start points. As
discussed in the context of fetch preconstruction in Section 3.7, these points
begin regions of code that will be encountered later in the course of normal
execution. Probable entry points always start on basic block boundaries; also the
manner inwhich the alternate fill scheme generates traces.
5.10 The SlidingWindow FillMechanism & Fill Selection Table
The previous section identified two trace properties that the fill unit should take
advantage of. The first is to maintain trace continuitywhen faced with a series of
one or more n-constrained segments. The second is to identify probable entry
points and generate traces based on these fetch addresses. A solution proposed
in this work that satisfies this dual requirement involves a new scheme that
incorporates a Sliding Window Fill Mechanim (SWFM) and a Fill Selection
Table (FST). This section proceeds with a description of the FST followed by a
description of the SWFM. A presentation and comparison of results is
presented afterwards.
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The concept of the fill selection table is fairly straightforward. Every cycle, the
PC address that the core fetch mechanism encounters (following a trace cache
miss) is identified as a probable entry point. These addresses are stored in the
FST. An FST entry consists of an address tag, a valid bit and a counter. Each
time a fetch address is encountered by the core fetch unit, the count value of the
associated entry is incremented. The fill unit will also allocate or increment the
count of a FST entrywhen an n-constrained trace is constructed and added to the
trace cache.
The Sliding Window Fill Mechanism that is paired with the FST is an extension
of the alternate fill scheme examined in Section 5.8. The difference is that instead
of
"truncating-and-shifting''
an entire basic block, single instmctions are trimmed
one at a time. The SWFM is implemented as a circular buffer. Pointers are used
to mark the current start of a potential trace segment (tracehead) the final
instmction of a potential trace segment (traceJail) and the point at which retired
instmctions are added to the fill buffer (pextjnstruction).
trace head
trace tail
next instmction
Figure 5.20: The SlidingWindowFillMechanism
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When a retired instmction is added to the fill buffer the nextjnstruction
pointer is incremented. At the same time, the potential trace segment bounded
by the trace head and tracejail pointers is considered for addition to the trace
cache (as described shortly. The tracejail pointer is then adjusted according to
the following table.
Fill Buffer Condition Resultant fra<l;e_tail Value
IsControlInstruction ( trace tail ) ==
FALSE
Next-n-instr
( IsConditionalBranch ( trace tail ) | |
IsDirectJump ( trace tail ) ) &&
( IsConditionalBranch ( trace head ) | |
IsDirectJump ( trace head ) )
Next-m-instr
Trace-tail ==
trace head
Next -m-instr
(otherwise) trace tail (no change)
Table 5.6: Conditions for Adjusting the traceJailPointer
Next-n-instr is expressed as the following conditional statement:
trace_tail = ( trace_tail - trace_head ) < n 1 ) ?
trace tail + 1 : trace tail
Next-minstrcan be describedwith the following algorithm:
while ( ( trace_tail - trace_head ) < n 1 ) {
trace_tail++;
if ( trace_tail == next_instruction )
break ;
if ( isControl Instruction ( trace_tail ) )
break;
The last step in updating the state of the fill buffer is to increment the traceJoead
pointer.
From an implementation standpoint, this may seem to be a difficult task;
independently the SWFM would generate as many traces as there are retired
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instructions! The value of the SWFM is realized when paired with the FST.
Before filling a segment to the trace cache, a FST lookup using the trace ID is
performed. If a corresponding entry exists, the count is compared with a defined
threshold value. If this count meets the threshold, then the segment is added to
the trace cache, and the FST entry is cleared. Otherwise, the state of the fill
buffer is updated as described in the previous paragraph, effectively discarding
the lead instmction. One final task of the fill buffer is to allocate or increment
the count of an FST entry for any address that follows a n-coristrained segment
that gets added to the trace cache. In summary, the SWFM/FST combination
identifies, constructs and fills traces starting with fetch IDs that have been
previouslyencountered or those that immediately follow n-constrained traces.
To observe how the sliding window fill mechanism with FST affects the trace
cache hit rate, a set of simulations were performed in which the fill selection
threshold value was adjusted. The threshold value of the FST has a substantial
effect on the number of unique traces added. Table 5.7 compares the number of
traces added for each of the six FST threshold values. Figure 5.21 shows the best
trace cache hit rate is obtained using a value of two or three (two was chosen for
the remainder of the simulations
1> 1 1benchmark
; rr\ _ ,| ...;:.:.: Tzi T3 T=4 ^P-^-Q T=16
roots 25,725 4, 828 2,121 1,828 837 327
solve 19,308 2,856 1,579 1, 058 444 237
integ 11,480 1,968 1,013 708 303 144
lag 16,269 2,609 1,149 800 360 172
matrix 6,829 1,622 803 567 326 238
gzip 56,020 16,274 11,214 7,784 4,728 2,496
djpeg 327,289 25,265 15,770 11,488 5,297 2,344
cjpeg 303, 101 39,720 24,436 18,703 8,666 4,500
fft 334,094 48,395 23,438 17,495 6,313 2,228
inv fft 653,229 82,096 37590 26, 158 10,167 3, 068
Table 5.7: Number of Unique Traces Added using SWFM/FST
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Trace Cache Hit Rate Using the Sliding Window Fill Scheme and the FST
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Figure 5.21: Hit Rate for SWFM using various FSTThresholds
Exaniining Figure 5.22, one can observe that the average speedup value for a
processor utilizing trace cache and the SWFM offers notable improvement.
Among the benchmarks, the average speedup increase over the Rotenberg fill
mechanismwas 4% with an average trace cache hit rate increase of 7%.
Speedup Comparison
(Rotenberg vs. Sliding Window Fill Mechanism)
DRotenberg Fill
SW/FST
matrix gzip djpeg cjpeg inv fft
Figure 5.22: Speedup using the SWFM/FST
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5.11 Combining Trace Cache Schemes
To conclude the presentation of results, two trace cache schemes that provided
favorable results were combined: Branch Promotion and the SlidingWindowFill
Mechanism Intuitively, these schemes seem to cornpliment each other, as the
SWFM excels at generating relevant traces, while branch promotion increases
trace segment utilization by reducing the number of traces that are prematurely
terminated by the /^constraint. The expectation that the merged scheme would
increase trace cache hit rate along with the fetch held true, as figures 5.23 and
5.24 illustrate. For both metrics, the combined scheme outperformed branch
promotion and the SWFM when implemented separately. The average hit rate
increase over the Rotenberg scheme for this combined scheme was 19%. The
fetch bandwidth improved, on average, 17%. over the Rotenberg scheme.
Hit FtateAmong Trace Cache Schemes
80%
70%
60%
or 50%
40%
30% =
20%
O Branch Promotion
SWFM/FST
DCombined
roots solve integ lag matrix gzip djpeg cjpeg fft invfft
Figure 5.23: Hit Rate Increase for Combined Scheme
Judging from these favorable results, one would expect the speedup to follow a
similar trend. The average number of instructions that retired per cycle was
hindered though by a reduction in branch prediction accuracy. As Figure 5.25
shows, the prediction rate diminished significandy for several benchmarks with
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Fetch Bandwidth Increase Among Trace Cache Schemes
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Figure 5.24: FetchBandwidth Increase for Combined Scheme
Branch Prediction Accuracy Among Trace Cache Schemes
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Figure 5.25: Decrease in Branch Prediction Accuracy for
Combined Scheme
the dual introduction of branch promotion and the SWFM This resulted in IPC
values that showed no improvement over the Rotenberg trace cache using branch
promotion. Were a more aggressive branch predictor utilized to resolve this
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decrease in branch prediction, the substantial improvement in fetch bandwidth
would be reflected in the overall processor speedup.
5.12 OtherSimulated Schemes
A few trace cache schemes were simulated that produced less-than-favorable
results. Three are discussed here, along with reasoning that explains the mediocre
outcomes. The first of these schemes was an attempt to implement simple fetch
address renaming (Section 3.5). This involved storing traces by combining
(XOR) the fetch address and the branch flags field to form the trace ID - Trace
lookup was accomplished by combing the next fetch address with the m results
from the multiple branch predictor. Compared with other schemes investigated,
the resultant hit rate was extremely low (under 10%). The justification for this
poor hit rate involves the difference in computing the index when traces are
stored versus when they are retrieved in the fetch stage. When a trace is
committed from the fill buffer, only the branch flags that are valid (i.e. those that
correspond to the branch count) are combined with the fetch address to form the
trace ID. Since the fetch unit has no information about the number of
forthcoming branches in a trace, the trace ID is formed by combining all m
prediction bits with the PG These extraneous bits that were not present when
fonning the trace tend to throwoff the fetch stage when indexing the trace table.
The second scheme implemented that did not perform well was Selective Trace
Storage (Section 3.10). This was a simple addition to the fill unit that discarded
traces that did not contain taken branches rather then filling them to the trace
cache. As described in [18], this scheme is based on the assumption that the core
fetch unit is as effective at supplying sequential basic blocks from the LI I-Cache
(fetching beyond non-taken branches) as the trace cache. Hence, storing these
traces that duplicate the static program order is redundant. It was found that this
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reduced the average trace cache hit rate to below 10%. This exposed some
shorteomings in the LI I-Cache utilized in the simulations. Despite doubling the
line size, the cache was not truly interleaved as specified in [18]. This, along with
miss penalties associated with the I-Cache resulted in a core fetch unit that not
equal in performance to the trace cache when fetching beyond not-taken
branches. This performance skewwas evident in the speedup results.
The last scheme that was investigated but did not perform well when simulated
was Path-Based Next Trace Prediction (Section 3.3). This failed the using the
simulator for a couple of reasons. First, the scheme as described in [13] states
that the "history register is updated speculativelywith each new
prediction"This
requires that mispredictions be resolved in the commit stage by restoring the state
of the history register prior to the prediction and appending it with the hashed
trace ID of the correct trace. Considering the trace cache independendy, this
seems straightforward. Yet when combined with core fetch unit, some
difficulties arise. When fetehing from the core fetch unit, there is no way to
generate a trace ID speculatively, since no trace yet exists generate one.
Therefore in this situation, appending the history register must be deferred until
the commit stage when a trace has been assembled. In the meantime,
instmctions may be fetched from the trace cache resulting in speculative updates
that will be appended immediately to the history register. A recoverymechanism
would seeminglybe very complex in this situation. The solution to this problem
when implementing path prediction was to defer all updates until the commit
stage, which may inherently decrease the accuracy of the scheme. After
implementing this modified version of the scheme, the hit rate observed was
poor. Further investigation of this method is warranted, especially as an
alternative prediction method for trace cache utilizing the SWFM
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5.13 Side Effects Associated withTrace Cache
Aside from the difficulties encountered with the implementation of three
schemes as explained in the above section (fetch address renaming, selective trace
storage and next-trace prediction), a few other caveats deserve mention
Introduction of the trace cache seems to affect the performance of some of the
fetch unit components in a negative fashion The multiple branch predictor and
return address stack are two examples. As described in Section 5.11, the
observed hit rate and fetch bandwidth increase were also accompanied by a
decrease in multiple branch prediction accuracy. One can claim that the trace
cache places more pressure on the multiple branch predictor than the core fetch
unit. Since the trace cache has the inherent ability to fetch beyond taken or not-
taken conditional branches, a greater number of predictions per cycle are utilized.
This implies that more predictions originate closer to the rit level and have
higher probabilities of mispredction. The aggregate prediction accuracy is driven
down and the performance penallydue to misspeculated paths increases.
The trace cache also has a side effect influencing the RAS. Consider the
following situation. A speculative RETURN is fetched (i.e. a preceding branch
has not yet evaluated). In the fetch cycle following the RETURN either 1) a hit
occurs in the trace cache and the segment is passed down the pipeline, or 2) a
miss occurs in the trace cache and the core fetch unit begins fetches the
appropriate blocks. The sequence of dynamic instmctions is:
BRANCH
RETURN
BRANCH (taken)
BRANCH (taken)
CALL
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Assume the MBP predicts both branches after the RETURN taken In the first
case, the entire sequence would be fetched over the span of two cycles. The
CALL would overwrite the stack location of the speculative RETURN. In the
second case it will take four cycles to fetch the same sequence (each predicted
taken branch terminates a fetch block). This situation manages to avoid RAS
corruption, since the likelihood of the mispredicted branch being detected (in
turn flushing the pipeline and adjusting the PC) before the CALL is encountered
in the fetch stage is better. This specific example illustrates how the increased
fetch bandwidth reduces the RAS accuracy, a trend noticed over the course of
simulation.
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Chapter 6
Conclusion
Trace Cache has been shovtn to be an ideal mechanism to sustain thefetch bandwidth required
for high issuewdthprocessors. The theory, designand resultspresentedaspart ofthis thesis are
summarized in this chapter. Some difficulties tioatwre encounteredare explained Tocondude,
suggestionsforfuture work imd-ting trace cache and doe Sliding WindowFillMechanism are
offered
6.1 Summary ofWork
The work performed for this thesis established several results and conclusions
based on various trace cache schemes. The first, and most basic, is that trace
cache proves to be an optimal low latency, high bandwidth fetch mechanism for
wide issue machines. With the exception of one, all benchmarks showed a
marked improvement in fetch bandwidth utilizing the methods examined in
Sections 5.4 - 5.11. Research which started as an investigation of existing
schemes, evolved into a series of fill unit revisions aimed to improve the hit rate
of the trace cache. The motivation was to introduce a mechanism that could
intelligentlyproduce sequences of traces that started at probable entrypoints and
maintained trace continuity. The product of these successive revisions was the
Sliding Window Fill Mechanism, which was tightly coupled with the Fill Select
Table. These mechanisms demonstrated an ability to increase the trace cache hit
rate by a notable amount. Paired with branch promotion, the hit rate improved
byaverage of 17%, resulting in an average fetch bandwidth increase of 19%.
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A note on implementation complexity of the SWFM is warranted. To provide
multiple accesses per cycle, the FST can be implemented as an interleaved and/or
multi-ported structure. Typically, only a trace per cycle would be committed to
the cache. The SWFM has the potential to generate multiple traces per cycle. A
queue mechanism would need to be implemented to account for this. Since the
fill unit is outside the critical path of the processor, and fill latencies have been
shown to have a negligible effect on performance [16] this is acceptable. The
complexity of the SWFM is moderate, but compared with the requirements for
trace cache in a wide issue machine should prove to be feasible.
6.2 Difficulties Encountered
This project extended over a period of several months, during which a host of
challenges were encountered, most ofwhich were overcome. As with any sizable
research endeavor, the goals and focus evolved over this period. Comparing the
results with the initial proposal provide an indication of this shift in direction.
After observing the aspects of the Rotenberg and the Alternate fill mechanism,
emphasis was placed on developing a new method that combined the benefits of
both. This proved, in the author's opinion, to be of greater value than simply
researching existing methods as was proposed initially.
Aside from the difficulties and caveats encountered with a few aspects of the
implementation as explained in Section 5.12 and 5.13, a few additional points
deserve mention. Understanding the organization of SimpleScalar required
overcoming an initial learning curve. The majority of the simulator is coded
using a strictly procedural approach, which provides a stark contrast to the
understandability and mamt^iinability of object-oriented programming. The
drawback to implementing the extension using OO techniques was realized
during initial simulation runs involving the trace cache. The class structure of the
extension increased simulation run times, in some instances over four times the
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time required for the base simoutorder simulator. In retrospect, some computation
intensive prograrnming techniques (R'lTl, use of STL structures) could have
been avoided to alleviate this issue.
6.3 Recommendations for Future Work
This thesis established a strong foundation for fumre projects involving
microarchitectures that incorporate high bandwidth fetch mechanisms. Some
areas that would be worthwhile to pursue have alreadybeen hinted at throughout
this thesis. A few include:
Further investigation of the nature of the inverse relationship between
trace cache hit rate/fetch bandwidth and multiple prediction accuracy
(Section 5.11).
Incorporating a multiple branch prediction scheme that yields better
prediction accuracy. This would benefit the combined scheme described
in Section 5.11. Implementing a path-based prediction scheme is an
option that was examined (Section 5.13), though certainly warrants
further investigation.
Improving the core fetch unit to support a truly interleaved I-Cache,
thereby allowing a valid assessment of schemes such as Selective Trace
Storage.
Strearnlining the trace cache extension to improve simulation run times.
This would allow a comprehensive assessment of the SWFM and
associated techniques using a complete benchmark suite, such as those
provided bySPEC
In conclusion, this thesis examined trace cache from a variety of perspectives.
The simulation and analysis of established schemes led to the proposal of a new
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fill unit method that exploits trace continuity and identifies probable start regions
to improve trace cache hit rate. Through simulation, it has been shown that this
scheme increased hit rates by an average of 7% independently, and by an average
of 19% when combined with branch promotion. The combined scheme also
yielded a 17% increase in fetch bandwidth. These results demonstrate that the
Sliding Window Fill Mechanism can contribute to the overall performance of a
processor that utilizes an aggressive trace cache scheme.
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Appendix A
Trace Cache Extension Header Files
** Abstract Interfaces **
Main/Creational Classes
TraceCache
TraceCacheFactory
TraceCacheConnector
CoreFetchUnit
Component Classes
HistoryUnit
Renamer
TracelDSelector
TraceGenerator
FillUnit
Predictor
Data Classes
HistoryToken
Predict ionToken
Trace
Instruction
Address
TraceCacheData
Helper/Exception Classes
TCDefs (#defines)
TCLogger
Outputable
Printable
LookupTraceException
Instrue tionNotAddedExcept ion
InvalidOptionException
TraceCacheException
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